VP3203N8-G SUTEX | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

Free from secondary breakdown Low power drive requirement Ease of paralleling Low CISS and fast switching speeds High input impedance and high gain Excellent thermal stability Integral source-to-drain diode

Applications

Amplifiers Switches Power supply circuits Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.) General Description The Supertex VP3203 is an enhancement-mode (normally- off) transistor that utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown. Supertex’s vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired. GATE SOURCE DRAIN TO-243AA (SOT-89) (N8) GATE SOURCE DRAIN DRAIN TO-92 (N3) YY = Year Sealed WW = Week Sealed = “Green” Packaging SiVP 3 2 0 3 YYW W Package may or may not include the following marks: Si or Packages may or may not include the following marks: Si or

  • 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com Electrical Characteristics (TA = 25OC unless otherwise specified) Sym Parameter Min Typ Max Units Conditions BVDSS Drain-to-source breakdown voltage -30 - - V VGS = 0V, ID = -10mA VGS(th) Gate threshold voltage -1.0 - -3.5 V VGS = VDS, ID= -10mA ΔVGS(th) Change in VGS(th) with temperature - - -5.5 mV/OC VGS = VDS, ID= -10mA IGSS Gate body leakage - -1.0 -100 nA VGS = ± 20V, VDS = 0V IDSS Zero gate voltage drain current - - -10 µA VGS = 0V, VDS = Max Rating - - -1.0 mA VDS = 0.8 Max Rating, VGS = 0V, TA = 125°C ID(ON) On-state drain current - -14 - A VGS = -10V, VDS = -5.0V RDS(ON) Static drain-to-source on-state resistance TO-92 - - 1.0 Ω VGS = -4.5V, ID = -1.5A SOT-89 - - 1.0 VGS = -4.5V, ID = -750mA TO-92 - - 0.6 VGS = -10V, ID = -3.0A SOT-89 - - 0.6 VGS = -10V, ID = -1.5A ΔRDS(ON) Change in RDS(ON) with temperature - - 1.0 %/OC VGS = -10V, ID = -1.5A GFS Forward transductance 1000 2000 - mmho VDS = -25V, ID = -2.0A CISS Input capacitance - 200 300 pF VGS = 0V, VDS = -25V, f = 1.0MHz COSS Common source output capacitance - 100 120 CRSS Reverse transfer capacitance - 45 60 td(ON) Turn-on delay time - - 10 ns VDD = -25V, ID = -2.0A, RGEN = 10Ω tr Rise time - - 15 td(OFF) Turn-off delay time - - 25 tf Fall time - - 25 VSD Diode forward voltage drop - - -1.6 V VGS = 0V, ISD = -1.5A trr Reverse recovery time - 300 - ns VGS = 0V, ISD = -1.0A Notes: All D.C. parameters 100% tested at 25OC unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) All A.C. parameters sample tested. Thermal Characteristics Package ID (continuous)† (mA) ID (pulsed) (A) Power Dissipation @TA = 25OC (W) θjc (OC/W) θja (OC/W) IDR (mA) IDRM (A) TO-92 -650 -4.0 0.74 125 170 -650 -4.0 Switching Waveforms and Test Circuit 90% 10% 90% 90% 10%10% PULSE GENERATOR VDD RL Output D.U.T. t(ON) td(ON) t(OFF) td(OFF) tFtr INPUT INPUT OUTPUT VDD RGEN -10V † ID (continuous) is limited by max rated Tj. ‡ Mounted on FR5 board, 25mm x 25mm x 1.57mm.
  • 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com Typical Performance Curves Output Characteristics -20 -16 -12 Saturation Characteristics -20 -16 -12 Maximum Rated Safe Operating Area -0.1 -100-10-1.0 -0.1 -1.0 -10 -0.01 Thermal Response Characteristics )dezilamron( ecnatsiseR lamrehT 1.0 0.8 0.6 0.4 0.2 0.001 100.01 0.1 1 .0 Transconductance vs. Drain Current Power Dissipation vs. Ambient Temperature 0 15010050 2.0 1.6 1.2 0.8 0.4 1257525 TO-243AA TO-9 2 TA = -55°C TO-243AA(DC ) TO-92 (DC ) TO-243AA (pulsed) TO-92 (pulsed ) TA = 25°C TA = 125°C 0 -1 -2 -3 -5-4 -6V -4V -3V -8V -6V -4V -3V -8V TO-243AA TA = 25 °C PD = 1.6W T = 25A C° VDS (volts) ID )serepma( ID )serepma( VDS (volts) VGS = -10V VGS = -10V G SF )snemeis( ID (amperes) TA (°C) PD )sttaw( VDS = -25V VDS (volts) ID )serepma( tp (seconds) TO-9 2 PD = 1W TC = 25°C
  • 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com Typical Performance Curves (cont.) Gate Drive Dynamic Characteristics On-Resistance vs. Drain Current Transfer Characteristics Capacitance vs. Drain-to-Source Voltage 300 225 150 )sdarafocip( C -0 -10 -20 -30 -10 -50 0 50 100 150 1.1 1.0 2.0 1.6 1.2 0.8 0.4 1.4 1.2 1.0 0.8 0.6 1.4 1.2 1.0 0.8 0.6 -10 -50 0 50 100 150 1 2 3 4 5 VGS = -10V 125°C f = 1MHz 0.9 335pF V(th) @ -10mA RDS(ON) @ -10V, -3A 25°C 200 pF R )NO(SD )smho( VB SSD )dezilamron( Tj (°C) ID (amperes) BVDSS Variation with Temperature VGS = -5V Tj (°C) V )ht(SG )dezilamron( V(th) and RDS Variation with Temperature VGS (volts) ID )serepma( R )NO(SD )dezilamron( VDS = -25V TA = -55°C QG (nanocoulombs) V SG )stlov( VDS (volts) VDS = -20V VDS = -10VCISS COSS CRSS
  • 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com 3-Lead TO-92 Package Outline (N3) Symbol A b c D E E1 e e1 L Dimensions (inches) JEDEC Registration TO-92. * This dimension is not specified in the JEDEC drawing. † This dimension differs from the JEDEC drawing. Drawings not to scale. Supertex Doc.#: DSPD-3TO92N3, Version E041009. Seating Plane Front View Side View Bottom View E D L e c 1 2 3 b A

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such appl ications unless it receives an adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications ©2009 All rights reserved. Unauthorized use or reproduction is prohibited .

1235 Bordeaux Drive, Sunnyvale, CA 94089

Tel: 408-222-8888 www.supertex.com VP3203 (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) Doc.# DSFP-VP3203 A042709 3-Lead TO-243AA (SOT-89) Package Outline (N8) Symbol A b b1 C D D1 E E1 e e1 H L Dimensions (mm) 1.50 BSC 3.00 BSC 3.94 0.89 JEDEC Registration TO-243, Variation AA, Issue C, July 1986. † This dimension differs from the JEDEC drawing Drawings not to scale. Supertex Doc. #: DSPD-3TO243AAN8, Version E051509. b b1