PBL3762

PBL3762 ERICSSON | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 16

Technical content

s ERICSSON & September 1989 a Description Key Features ‘The PBL 3762 Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in * Battery feed characteristics 75 V technology which replaces the conventional transformer based analog line programmable via external resistors; interface circuit in PABX and other telecommunications equipment with a modern, feed characteristics independent of compact solid state design. Not only is required PCB area reduced, but lesser compo- SLIC battery supply variations rent weight and height result as well. The PBL 3762 has been optimized for low cost + Battery supply voltage as low as 24 V ry supply and to require only a minimum of external components. for power efficient line card designs The PBL 3762 programmable, resistive battery feed system can operate with battery + Ring relay driver supply voltages down to 24 V to reduce line card power dissipation. + Loop current, ground key and ring trip The SLIC incorporates loop current, ground key and ring trip detection functions as well detection functions as a ring relay driver. + Programmable loop current detector ‘Two: to four-wire and four- to two-wire voice frequency (v‘) signal conversion is accom- threshold plished by the SLIC in conjunction with either a conventional CODEC/ilter or with a + Hybrid function with all types of programmable CODEC/fiter (e.9. SLAC, SiCoFi, Combo I). The programmable CODEC/filter devices CODECrilter option provides for flexible line card designs with features such as + Programmable line terminating transmit and receive gains, hybrid balance and two-wire impedance adjustable by the impedance, complex or real system controller. In the conventional CODEC/fitter implementation the two-wire im- Or. hook transmission pedance is set by a simple external network. ° aon + Longitudinal balance specifications in Longitudinal line voltages are suppressed by a feedback loop in the SLIC. Longitudinal excess of FCC and EIA requirements balance specifications exceed FCC and EIA requirements. = Low 21 mW on-hook power dissipation ‘The PBL 3762 package is 22-pin, dual-in-line; 28-pin, -leaded chip carrier; or 32-pin, + Tip-ring open circuit state ceramic leadless chip carrier. + -40°C to +85°C ambient temperature Refer to Ericsson Components AB family of centrai office SLICs for applications range requiring additional functions. — OO | [ rr | ager Lamon “oY J ey Ge ta et er Gena ad oY segs | eee} te | | SO whe i A A ( | Me sew - | | | mre a | mi ee vo | ‘ | | | a 4.97

Parameter Symbol Min Max. Unit, ‘Temperature, Humidity _ ‘Storage temperature range T. “60 +150 °C Operating temperature range — Tomes ~40 +TT0 ej Operating junction temperature range Storage humidity, Note 7 _ RCS 5 % RH Power supply, -40°C <T,.,, $ 85°C V.,. with respect to AGND Vex “05 7 vo Vee with respect fo AGND Vee 7 05 Vv Power dissipation Continuous power dissipation at T,.. 70°C PS is W Peak power dissipation at T,., $70 °C, t<100ms,t > 1800p SCS Ground Voltage between AGND and BGND- 0S Relay driver Fling relay current gg SO mA Ring trip comparator ‘Input voltage Vor Vor Vea 0 vO input current Tow bon 5 mA Digital inputs, outputs (C1, C2, £0, E1, DET) InputvotageSSSCS~S a Output voltage (DET not active) Voo 0 Veo Vv Output current (DET) leo 5 mA TIPX and RINGX terminals, -40°C <T,,, < 85°C TIPX or RINGX voltage, continuous (referenced to AGND), Note 2 Vie Vn Vee 2 Vv TIPX or RING, pulse < 10 ms,t,,>10s,Notle2 —ViwVa Va 20V=5OOSOCSOSCSC~*s TIPX or RINGX, pulse < 1 us, t,,. > 10s, Note 2 — Vie Van Vex -40V__ 10 Vv TIP or RING, pulse < 2505, 1,,.>108,NoieS Vier Van Voy -70V 15 ~SOVCOSSCSCS~™S TIPX or RINGX current Tower 70 mA Recommended Operating Conditions Parameter symbol Min Max Unit Tasetemperature SS a V.,withrespecttoAGND—=—SOS~“—~—SSSSSOSSOSOSOSOS gS SSC~* SSC V,awithrespecttoBGND——SSSsS—=~—SSCS Van 88 28 Vv Notes 1. Applicable for ceramic package. 2. Adiode in series with the V,,, input increases the permitted continuous voltage and pulse < 10ms to -70V and pulse < 1s to the greater of |-70V) or |V,4,- 40VI. 3. Ry, Ry, 2 20 22s also required. Pulse is supplied to TIP and RING outside R,,. Ry 4-98

s ERICSSON % PBL 3762 Ret Peremety ta Condivors ine Mk Four-wire to two-wire, 3, 5 O.SkHz<f<3.4kKHz relative to 0 dBm, 1.0 KHz. E,=0V °C $ Tay S 70°C 01 40.0304 0B 40°C ST gy $B5°C 0.2 40.03 02 a8 relative to 0 dBm, 1.0 KHz. E,=0V 0°C ST ygy 70°C 01 40.03 0.4 48 -40°C ST py $85°C 0.2 4003 02 a8 Insertionloss Two-wire to four-wire, G, , 5 0dBim, 1.0 kHz, Note 5 Vy G,,=20+Log bel Eq=0 0°C £ Ty $ 70°C O01 4003 04 3B ee 40°C < Ty, 85°C 0.2 2003 0.2 dB Four-wire to two-wire, G,. 3 0dBm, 1.0 kHz, Notes 5, 6 O°C ST aay $ 70°C 0.1 4003 0.4 B “40°C < Ty, $ 85°C 02 4003 02 B Gaintracking Two-wire to four-wire 5 Ref, -10 dBm, 1.0 kHz, Note 7 -40 dBm to +3 dBm 01 40.03 0.4 3B -55 dBm to -40 dBm 02 40.03 02 oB Four-wire to two-wire 5 Ref. -10 dBm, 1.0 kHz, Note & -40 dBm to +7 dBm 01 40.0304 B -55 dBm to -40 dBm 02 +003 02 8 Nose Idle channel noise at two-wire ‘C-message weighting 75 89 eBmnC (TIPX-RINGX) or four-wire (V,,) output Psophometrical weighting 83 81.6 Bmp Note 9 “Harmonic distortion Two-wire to four-wire dBm, 1.0 kHz test signal 65 “54 B Four-wire to two-wire O.3kHz << 3.4 kHz 65 54 3B Battery feed characteristics Apparentbatiery voltage _ _ Se. Feed resistance fo programming 48 50 52 ratio resistance conversion factor, K, Poort Ro Reeeo= et 282 2e0 aad Stand-by state loop current, 1, 2 Walks 7 aso 080°, T.20-1, mA tolerance range LF 1800 “Ane Figure 5. Frequency response, insertion loss, © x 7 gain tracking. H PH ° RL + cc, A, = 600 ohms vm @ PBL3762 Rr eos Vix “ Q: Es RINGX ASN o AQ R= 600 kohms, R= 300 kohms ‘ * Rex 1 —__I 4-101

Peremeter fg Conetttons Type Loop current detector Loop current detector conversion factor, K, Ry =K/,,, Note 10 AOS Typ 85°C 80087 A Ground key detector Trex 2nd Tayox Current difference, AL, -O'C=T,,, 270T oT A to trigger the ground key detector 40°C 5 T amy $85°C 8 12 17 mA Trex 20 Tainjax Current difference, Al, 5-,, OCET,,, 570°C 4 7 TT mA to return the triggered ground key 40°C < Ty $ 85°C 3 7 12 mA detector to idle state Hysteresis, Al, Talon AL onl °C < Ty. $70°C 3 5 8 mA 40°C < Tay $B5°C. 0 5 9 mA Ring trip detector Offset voltage, Vorn ‘Source resistance, R, = 02 20 0. 20 mv Input bias current, |, Ie Ur ho “500-100 nA unbalanced 1 ma balanced 3 Ma Input common mode range, Vor Von eg Ring relay driver Off state leakage current, (,, Vou=t2V. 70 BA Digital inputs (C1, C2, £0, E1) Input high voltage, V,,, oo 20 Veo Vv Input Tow current, I, A Ss 1, C2 -200 BA £0, E1 -100 BA Inputhigh current. yg 0M VA Detector output (DET) Output iow voltage, Vo. =2mA 045 OV Ouiputhighvoliage.V,, si TOOWAC—“‘CNSNCNN’O#O#O#C#C#é#éAWYSCi‘CSNNSCSCSC‘(®YSNSNSNSNCSS WWNSCSC“‘C‘C‘CTCSC#C“‘“C Power dissipation (V,,, = -28V) Pp, _ Open circuit state, C,, C, = 0, 0 4 23 mw P, C,,C, = 1, 1; on-hook 21 30 mw ~~ Retive state, C,,C,=0F © P, ‘On-hook, R, = = ohms 100 150 mW P, Off-hook, R, = 0 ohm 19 24 w P, Olf-hook, R, = 300 ohms 07 0.9 w P, Off-hook, R, = 600 ohms 0.4 06 w Temperature Guard Junction threshold temperature, T,, 750 co Power supply currents (V,., = -48V) Voccurentl;g | Opencicutstate = v2 15 MA Vee CurTENt, beg C,,C,=0,0 05 08 mA V4 current, I, On-hook 02 04 mA 4-102

s ERICSSON 2 PBL 3762 Ret Parameter fig. Conditions Min Typ Max Unit Parameter Coto Vc ourrent, Inc Stand-by state 14 17 mA Ve, current, lee C,,0,=1,1 0s 08 mA Vaq:current, | On-hook 04 06 mA Voc Current loc. ~ Active state — ~ 40 55 mA Vee Current, lee C,,C,=1,0 15 22 mA Vey current, I On-hook 26 39 mA Power supply rejection ratios Vcc to 2- or 4-wire port Active State 48 50 B Vee 10 2- or 4-wire port €2,C1=1,0 48 50 3B Vg: 40 2- oF 4-wire port BOHz<f<3400Hz,V,=100mV__48 50 B Notes 1. The overload level is specified at the two-wire port with the 5. Fuse resistors R,, impact the insertion loss as explained in signal source at the four-wire receive port. the text, section Transmission. The specified insertion loss 2. The two-wire impedance is programmable by selection of is for R, = 0. external component values according to: 6. The specified insertion loss tolerance does not include . errors caused by external components. Zrae=2lGrsGnl where: - 7. The level is specified at the two-wire port. Zax = impedance between the TIPX and RINGX terminals 5 tied at the to stand e level is specified at the four-wire receive port ani z= hac Network between the V,,, and ISN referenced to a 600 ohm impedance level. jerminals 9, The two-wire idle noise is specified with the port terminated G,, = transmit gain, nominally = 1 in 600 ohms (R,) and with the four-wire receive port Gy, = receive current gain, nominally = -1000 (current grounded (E,,, = 0; see figure 5). defined as positive flowing into the receive ‘The fourwire idle noiee at V., is speci , < " i$ specified with the two-wire summing node, SN, and when flowing from tip to port terminated in 600 ohms (R,). The noise specification is ring) referenced to a 600 ohm impedance level at V,,. The four- 3. Higher return loss values can be achieved by adding a wire receive port is grounded (E,, = 0). reactive component to R,, the two-wire terminating 10. The looy a mo . p current value, at which the loop current detector impedance programming resistance, e.g. by dividing R, into changes stale, is programmable by selecting the valve of two equal halves and connecting a capacitor from the resistor RR, , 3 3 sl jo: Ry connects between pins RD (pin 2) and Ver ‘common point to ground. For R, = 560 kohms this capacitor Se) The Svogrammning resistor can be calculated as P, Tnereasing ©, 10 0.083 nF (pin 20). The programming resistor can be calculated as R, would be approximately 90 BF we ul = K Jl rie where K, is the conversion factor and |, is the improves low frequency return loss : loop current threshold. Numerical values for K, are given in 4. The overioad level is specified at the four-wire transmit port, the table. For further information, refer to the section “Loop Vj,» With the signal source at the two-wire port. Note that monitoring functions, Loop current detector.” the gain from the two-wire port to the four-wire transmit port isG,,=1 Pin Descriptions Refer to figure 6. Note: All pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified. DIP PLCC Symbol Description 1 21 HPT _Tipside of acidc separation capacitor C,,.. Other end of C,,, connects to pin 22, HPR. 2 22 AD Off-hook detector programming resistor R, in parallel with filter capacitor C, connect from RD to Ve«- 3 23°°«OT Inputs to the ring trip comparator. With DR more positive than DT the detector output, DET (pin 14), is at 4 25 OR logic level ow, indicating off-hook condition. The ring trip network connects to these two inputs. 5 27. TIPX _ The TIPX and RINGX pins connect to the tip and ring leads of the two-wire, 6 28 RINGX _ interface via overvoltage protection components and ring relay (and optional test relay). 7 2 BGND Battery ground. 8B 4 Ve +5V power supply. 9 5 _ RINGRLY Ring relay driver output. Open collector. Sinks 50 mA to BGND. Must be protected by external inductive kick-back diode. 4-103

10 6 Vay Battery supply voltage, -24V to -58V. Negative with respect to BGND (pin 7). DET output when set to logic level high. Refer to section Enable inputs for detailed information. 15° 12 C2 C1 and C2 are TTL compatible inputs controlling the SLIC operating states. 16 13° Ct Refer to section Control inputs for details. 18 15 AGND Analog and digital ground. Analog ground is a quiet ground for vt signal processing circuits. current feed, two- wire impedance and receive gain connect to the receive summing node. impedance programming network connects between V,, and RSN (pin 19). 22 20 HPR Ring side of ac/dc separation capacitor C,,,. Other end of C,,, capacitor connects to pin 1, HPT. 10 NIC the factory for further information before making external connections to these pins.

17 NIC

24 NIC

1 RINGX,,,., are used during manufacturing, but require no connections in SLIC applications, i.e. leave open. Figure 6. Pin configuration, 26-pin -leaded chip carrier and 22-pin dual-in line package, top view.

From (1), (2) and (3) with E, = 0: of the combination CODECifitter amplifier. is chosen to be equal to Z, the expression _ flowing into the same summing node. ig the ac metali programmable CODEC/filters. The SLAC interface shown in figure 10. RINGX impedance. transmit and receive gain adjustments in 1%.

1 AING RINGK'S ids -

Figure 7. Simplified ac transmission circuit.

Figure 10. Single-channel subscriber line interface with PBL 3762 and combination CODEC Miter.

1 Jocaer 4

Figure 11. Battery feed (C,, C, = 1, 0; active state).

Note that Ry¢, =Ryc2yields minimum tions is, that the saturation guard permits . Cy¢ value. For this case the feed resis- _on-hook (open loop) transmission. The Case 3: SLIC inthe stand-by state. Case 2: SLIC in the active state; Ret TV) Fa (Ray Pee SS) a high resistance battery feed is engaged. where Rg, R, and V,,, have the same yielding the expected loop resistance ~48 V resistive feed. meaning as described above. The fange.

18 Roc, + Roc a)/50 + 2R,

' a (Rc, + Roc 9)/50is the feed resistance. Figure 12. Overload level, Vipo 25 a function Of Vary Condition. The terminating equipment will

s ERICSSON 2 PBL 3762 Pw Figure 13. Power derating. p_ —lirTae_ P= Power ‘s ©, Trg Ambient Temperature S = 50°C, Juneti bent . NY NN ©. Sormal Resse os K INS N Curve B: T,= 1a an Tenet e,= |, Junction-to-é ant of I } ims iN do Cure C: T,= 140°C, Junction Temperature Taw (°C) @, = 36.5°C/W, Junction-to-ambient Thermal Resistance (heatsink ‘added to PBL 3762) Tima) Figure 14. Examples of PBL 3762 loop, a . es a feed. Reg %, Vag, = -28V. a a Sf) | chiro: = 2 dS SS | us “tT R+ Ry /50 Ss a a Ro>Knee:, = AVR (o> =) ee a es ee | ‘ b= R+Rg380 se OS | SS I une 2+ 200 0 Feed SS cine a000F ea oo ee, | cure: 2+ 8002 Feed RUA) ic Figure 15. Example of PBL 3762 loop a 0 [oa 782.Q + 40 © teed resistance ge Curertimiots 38 CuveB: SOV apparent ee ee ee ee Coen ites °o 500 Too Too ay 000 700 Veoner 237 P(W) ~ Figure 16. Power dissipation as a tunction NUTT TTT) | een SLSNAETETTTETTTTT TTT | oe saan 20 iS SS 48, 2+ 4000 CRCEPSEEETTT TTT TT TTT) | ome moni »LPRN EET SGRERns SSSERHERER BEES | {Trt | RQ) 4-109

s ERICSSON & PBL 3762 Ground key detector processor) responds by de-energizing the : fl ‘ Open circuit state (C,, C, = 0, 0 The ground key detector circu fing relay, ie. ring tip. re ©, J examines the difference in TIPX and Complete filtering of the 20 Hz ac In the Open Circuit State the TIPX RINGX currents. Should the current component at terminal DT is not neces- and RINGX line drive amplifiers as well as difference exceed the threshold value sary. A toggling DET output can be other circuit blocks are powered down. Si. the detector istriggered. As the @xamined by a software routine to _ This causes the SLIC to present a high cuient difference decreases the detector determine the duty cycle. When the DET impedance to the line. Power dissipation is reset at current threshold, Al, oy output is at logic level low for more than _is ata minimum. No detectors are active. 5 " half the time, off-hook condition is Alon Alloy i€. the detector has hystere- of ton Is Ringing State (C,, C, = 0, 1) sis. ‘The triggered detector results in a cated. ” ‘ - logic low at the DET (pin 14) output, . The ring relay driver and the ring trip assuming the ground key detector has Relay Driver detector are activated. TIPX and RINGX been selected via the four-bit control input The PBL 3762 SLIC incorporates a___a"@ in the high impedance state and (C,, Cy Ep, E,). FOF Alon, ANd Al. og ring relay driver designed as open signal transmission is inhibited. numerical values please refer to table collector (npn) with a current sinking Active State (C,,C, = 1,0) Electrical characteristics. capability of 50 mA. The drive transistor . - emitter is connected to BGND. An TIPX is the terminal closest to ground Ring trip detector ‘external inductive kick-back clamp diode and sources loop current while RINGX is Ring trip detection is accomplished must be employed to protect the drive the more negative terminal and sinks loop by connecting an external network toa —_ transistor. current. Vf signal transmission is normal. comparator in the SLIC with inputs DT Both the loop current and the ground key in 3) and DR (pin 4). The ringi detectors are activated. Inputs E, and E, on) ‘can be on or unbalanced Control Inputs control the selection of one of these The PBL 3762 SLIC has two TTL detectors to be gated to the DET output. superimposed on V,,,. The unbalanced . gated output. ringing source may be applied to either compatible control inputs, C, and C,. A Please, refer to section Enable Inputs. iging source may be applied to either ——_gecoder in the SLIC interprets the control the ring lead or the tip lead with return via input conditions and sets up the com- Stand-By State (C,, C, =1, 1) the other wire. A ring relay driven by the manded operating state. ) SLIC ring relay driver connects the ringing In the stand-by state the line drive source to tip and ring. amplifiers are disconnected. The loop The ring trip function is basedona . feed is converted to resistive form - polarity change at the comparator input -Stale-EDE1 Ci C2 —SUCoperatingstate Active detector DET ouput when the line goes off-hook. Intheons = SSS —_—— ——- hook state no de current flows through the + 9 9 © 0 — Openciruit No acive detector —_Logiclevet high po. and the votage fas compar ator input 2 9 0 0 1 Aetive Ground key detector Ground key status DT is more positive than the voltage at 3.0 0 1 0 — Ringing No active detector Logic level high input DR. When the line goes off-hook, while the ring relay is energized, de 4 0 0 1 ft Standby Ground key detector Ground key status current flows and the comparator input voltage reverses polarity 5 0 1 0 0 — Opencircuit No active detector Logic evel high Figure 18 is an example otaringtrip 6 0 1 9 1 Adve Loop current detector Loop current status detection network. This network is 7 0 1 1 0 — Ringing Ring trip detector Ring tip status applicable, when the ring voltage super- 8 «0 «1 «11 Stand-by Loop current detector Loop current status imposed on V,,. is injected on the ring lead of the two-wire port. The dcvollage 9 1 0 0 0 Openciruit across sense resistor R,,ismonitoredby 9 1 0 0 1 Active nowoKR, AandOe, mpudRissetio ‘| 3 | o Reoe a Ry Input DR i 1 areterence voltage by resistors R, and : ; ; Stand-by , Note 1 Loge level high R,. With the line on-hook (no de current) Open circuit ote 1 Di is more positive than DR andthe DET. ‘#1 1 0 1 Active output will report logic level high, ie.the 9 1 1 1 0 Ringing detector is not tripped. When the line 6 1 ttt Stand-by goes off-hook, while ringing, adc current $$. ——$_- will flow through the loop, including the 1. $U Sense resistor A, and will cause input 7a0@ 7. SLC operating states DT to become more negative than input Note 1. For operating states 9-16 active detectors are as for operating states 1-8. The DR. This changes output DET to logic DET output is, however, disabled and remains at logic level high regardless of ng 9 level low, i.e. tripped detector condition, detector status. The system controller (or line card Note 2. For operating states 1-8 the DET output is enabled and will report the status of the active detector. Logic level low indicates a triggered detector. 4-191

s PBL 3762 ERICSSON % according to: the ringing cycle). A DET output at logic The line resistors, R,, serve the dual V..-3V level high indicates a non triggered purpose of being non-destructing energy l= a Pta00@ detector condition. dissipaters, when transients are clamped , E,, when set to logic level high, and of being fuses when the line is where: disables the DET output; ie. it appears as exposed to a power cross. Ericsson | = loop current (A) a resistor connected to V,.¢. Components AB line resistor PBR 5067 is Vey = battery supply voltage (V) E,, when set to logic level low. gates designed for this application. R_ = loop resistance (ohm) the ground key detector to the DET ircui output. Power-up Sequence The stand-by short circuit oop E,, when set to logic level high, gates The vege at pin V,,, sets the a " fa red we eA the Joop or ring trip detector tothe DET substrate voltage, which must at all times The SLIC on-hook power dissipation ye + cummarizes the above be kept moe negative than the vaage at is 13 mW at V,,,=-28V. description of the enable ing is ground Both the loop current and ground key ia puts The correct power-up sequence ground detectors are activated in this operating fou state. Inputs E, and E, control the Overvoltage Protection leads. Selection of on’ of these detectors to be The PBL 3762 SLIC must be A diode with a 2A current rating Gated to the DET output. Please, refer to Protected against overvoltages and power connected withits cathode to Ve, and section “Enable Inputs” ° crosses. Refer to “Maximum Ratings,” anode to V,,, ensures the presence of the Table 1 summarizes the above TIPX and RINGX terminals for maximum —_ most-negative supply voltage at the V.,, description of the control inputs. allowable transient voltages that may be _pin if the V,., Supply voltage be absent. applied to the SLIC. The circuit shown in The V,,,pin should not be applied at a Enable Inputs (E,, E,) figure 10 utilizes diodes together with a__ faster rate than corresponds to the time i ing device to protect against high constant formed by a 5.1 @ resistor in Two TTL-compatile enable inputs E, Camping devi (pin 13) and E, (pin 12) controlthe Voltage transients, ; series with the V,,, pin and a.0.47 wF function of the DET (pin 14) output. Diodes D, and D, clamp positive capacitor from the V,,, pin to ground. This E.,. when set to logic level ow. transients directly to ground. These two RC network may be shared by several enables the DET output, which is a diodes are reverse biased by the normal SLICs. Sl ith internal pull-t negative tip, ring operating voltages. . og ‘role (enneos ie os 7 ren Diodes D, and D, clamp negative Printed Circuit Board Lay-out output at logic level low indicates trig- transients to ground via a device, which is Care in PCB lay-out is essential for gered detector condition (loop current not conducting when exposed to the proper PBL 3762 function. The above threshold current, ground key normal, negative tip, ring operating components connecting to the RSN pin Gepressed or telephone ott-hook during Voltages, but will conduct when exposed _(19) should be in close proximity of that to negative transient voltages. This device _ pin such that no interference is injected is necessary since D, and D, would into the RSN terminal. Ground plane othemise be forward biased in the normal surrounding the RSN pin is advisable. Intormation given inthis data shect is bahoved tobe erating mode. A zener diode type The two ground pins AGND and accurate and reiable. However no esponsibityis device (e.g. General Semiconductor BGND should be connected together on assumed forthe consequences ois use norfor any Tranzorb) is suitable for lower energy the PCB at the device location ‘eh may esuetom ie vse Noten sprang, ansients and an SCR type device (e.g. by implication or otherwise under any patent or patent ACA Surgector) is suitable for higher Ordering Information rights of Esesson Components AB. These poducis/ energy transients due to its enegy Package Temp. Ranse Part No. 10 50d ony according fo Ericason Components, : {general conditions of sale, unless otnerwise confimed f0ldback characteristic. In applications plastic DIP_ O10 70°C PBL 3762N* fn witog. requiring protection only ageinst iow Ceramic DIP 0t070°C —_— PBL 3762J energy Transients, tis aooeptable to Ceramic DIP -40 to 85°C PBL 3762/2) Specifications subject to change without Porey, Ne anaes of D5 and D, atectly, PLCC 0t070°C PBL 3762QN" Speci tothe V,,, Supply ral, thus eliminating the cog 0t070°C PBL 37620C (C4 (88068 )C-Ue need for a device to block normal cLce -40 to 85°C PBL 3762/20C © Ericsson Components AB 1988 operating voltages. uLee Oto 70°C ~— PBL 3762CC *: Contact factory for availability. ERICSSON 2 Ericsson Components AB S-164 81 Kista-Stockholm, Sweden Telephone: (08) 757 50 00 412