HV7620 SUTEX | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
Features
❏ Processed with HVCMOS® technology ❏ 5V CMOS logic and 12V supply rail ❏ Output voltage up to 200V ❏ Low power level shifting ❏ Source/sink current minimum 50mA ❏ 40MHz equivalent data rate ❏ Chip select ❏ Polarity function ❏ Forward and reverse shifting options (DIR pin) ❏ Latched outputs
AC Characteristics (Logic signal inputs and data inputs have tr, tf ≤ 5ns. VDD1 = 5V or 12V, VDD2 = 12V, VPP = 200V) Symbol Parameters Min Max Units Condition fCLK Clock frequency VDD1 = 5V 10 MHz Per register C L = 15pF VDD1 = 12V 5 MHz Per register C L = 15pF tWL, tWH Clock width high or low 40 ns tSU Data set-up time 20 ns tH Data hold time 20 ns tON, tOFF Time from LE to HVOUT 275 ns C L = 15pF tWLE Width of LE pulse 25 ns tDLE Delay time clock to LE low to high 50 ns tSLE LE setup time before clock rises 20 ns tDLF, tDLN BL or CS low to high to HV OUT 250 ns tCOF, tCON Clock to HVOUT 275 ns tDLH Delay time clock to data low to high 100 ns C L = 15pF tDHL Delay time clock to data high to low 100 ns C L = 15pF Electrical Characteristics (over recommended operating conditions unless noted) DC Characteristics (VDD1 = 5V, VDD2 = 12V, VPP = 200V and TA = 25°C) Symbol Parameters Min Max Units Condition IDD1 VDD1 supply current 5 mA f CLK =10MHz IDD2 VDD2 supply current 20 mA V DD2 = VDD2 max fCLK = 10 MHz IPP High voltage supply current 2 mA All output high or low IDD1Q Quiescent VDD1 supply current 100 µA All input = VDD1 IDD2Q Quiescent VDD2 supply current 100 µA All input = VDD1 VOH High-level output 185 V I O = -50mA VOL Low-level output 20 V I O = 50mA IIH High-level logic input current 1.0 µAV IN = VDD1 IIL Low-level logic input current -10 µAV IN = 0V VGG HVGND to LVGND voltage difference -1.0 1.0 V Recommended Operating Conditions Symbol Parameters Min Max Unit VDD1 Logic supply voltage 4.5 V DD2 V VDD2 12V supply voltage 10.8 13.2 V VPP High voltage supply voltage 50 200 V VIH High-level input voltage V DD1-0.5V V DD1 V VIL Low-level input voltage 0 0.5 V fCLK Clock frequency VDD1 = 5V 10 MHz VDD1 = 12V 5 MHz TA Operating free-air temperature Plastic -40 +85 °C Ceramic -55 +125 °C IOD Allowable pulsed current through 500 mA ouptut diodes1 IGND(Vpp) Allowable pulsed VPP or HVGND current1 16 A VPP(SLEW)
2 Slew rate of VPP 340 V/ µs
Notes: 1.The current pulse width = 500ns, duty cycle = 5%. 2.This device cannot be hot-switched for output frequency greater than 500Hz. For output frequency greater than 500Hz, V PP must be ramped. HV7620
50% 50% 50% 50% tSU tH tWL tf tWH tr 90% 10% 50% 90% 10% 50% tDLE tWLE tSLE 10% 90% tOFF LE tON VIH VIL VIH VIL VIH VIL VOH VOL VOH VOL HVOUT HVOUT 50% 50% 50% 50% tDHL tCOF tCON tDLH Data Valid VOH VOL VOH VOL Data Output 10% tDLF 90% tDLN VIH VIL VOH VOL BLA, BLB, BLC, BLD, or CS HVOUT VDD1 Input Logic Inputs VDD1 VPP HVOUT VDD2 LVGND LVGND HVGND DATA OUT Logic Data Output High Voltage Outputs Switching Waveforms Input and Output Equivalent Circuits
≈≈ ≈ ≈≈ ≈ ≈≈ ≈ ≈ ≈ Functional Block Diagram Inputs HV Outputs Function D INAD INBD INCD IND CLK LE DIR BLA BLB BLC BLD CS POL ABCD All O/P High XXXXXXXXXXXLL HHHH All O/P Low XXXXXXXXXXXLH LLLL “A” Outputs Low XXXXXXXLXXXXHL * * * Normal Polarity XXXXXXX HHHHHH N o Inversion Outputs Inverted XXXXXXX HHHHHL Inversion Transparent Mode H L L L ↑ HX HHHHHHHL L L Data Stored XXXXXLX HHHHHH Stored Data Shift CW XXXX ↑ HHHHHHHX A N BN CN DN AN+1 BN+1 CN+1 DN+1 Shift CCW XXXX ↑ HL HHHHHX A N BN CN DN AN–1 BN–1 CN–1 DN–1 Function Table Notes: H = High level, L = Low level, X = Irrelevant, ↑ = Low to high transition. * = Dependent on previous stage’s state before the last CLK ↑ for last LE high. Power-up sequence: GND (HV, LV) V DD2 VDD1 Logic Input Signals V PP To power down reverse the sequence above. The V PP should not drop below VDD or float during operation.
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com 02/06//02 ©2002 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited. HV7620 Pin Function 33 CS 34 D OUTB
35 D INB
36 D INA
37 D OUTA
38 CLK
39 BLA
40 BLB
42 LVGND
43 N/C
44 HVGND
45 HVGND
47 HV OUTD4
48 HV OUTC4
49 HV OUTB4
50 HV OUTA4
51 HV OUTD3
52 HV OUTC3
53 HV OUTB3
54 HV OUTA3
55 HV OUTD2
56 HV OUTC2
57 HV OUTB2
58 HV OUTA2
59 HV OUTD1
60 HV OUTC1
61 HV OUTB1
62 HV OUTA1
63 V PP
64 HVGND
1 HVGND
10 HV OUTA7
11 HV OUTD6
12 HV OUTC6
13 HV OUTB6
14 HV OUTA6
15 HV OUTD5
16 HV OUTC5
17 HV OUTB5
18 HV OUTA5
19 V PP
20 HVGND
21 HVGND
23 BLC
24 BLD
27 D IND
28 D INC
29 D OUTC
30 POL
31 LVGND
32 DIR
3-sided Plastic 64-pin Gullwing Package Package Outline HV76 *Pins 65 to 80 are N/C (ceramic only) 1 24 4164 Index top view 80-pin Ceramic Gullwing Package