HV507 SUTEX | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
Features
❏ HVCMOS® technology ❏ Operating output voltage of 300V ❏ Low power level shifting from 5V to 300V ❏ Shift register speed 8MHz @ VDD = 5V ❏ 64 latched data outputs ❏ Output polarity and blanking ❏ CMOS compatible inputs ❏ Forward and reverse shifting options 300V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs 12/13/01 Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liabi lity to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to c hange without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most curre nt databook or to the Legal/Disclaimer page on the Supertex website. Absolute Maximum Ratings1 Supply voltage, VDD -0.5V to +6V Supply voltage, VPP VDD to 320V Logic input levels -0.5V to V DD +0.5V Ground current3 0.5A High voltage supply current2 0.5A Continuous total power dissipation3 1200mW Operating temperature range 0 °C to +70°C Storage temperature range -65 °C to +150°C Notes: 1. All voltages are referenced to GND. 2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package. 3. For operation above 25 °C ambient derate linearly to 70°C at 26.7mW/°C. General Description The HV507 is a low voltage serial to high voltage parallel con- verter with 64 high voltage push-pull outputs. This device has been designed for use as a printer driver for electrostatic applica- tions. It can also be used in any application requiring multiple high voltage outputs, low current sourcing and sinking capabilities. The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D IOA is Data In and DIOB is Data Out; data is shifted from HVOUT64 to HVOUT1. When DIR is at logic high, DIOB is Data In and D IOA is Data Out: data is then shifted from HVOUT1 to HVOUT64. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the LE, BL, or the POL inputs. Transfer of data from the shift register to the latch occurs when the LE is high. The data in the latch is stored during LE transition from high to low.
Ordering Information
Recommended Operating 80-Lead Plastic Device V PP Max* Gullwing Die HV507 300V HV507PG HV507X * Please consult factory for higher voltage operation.
Symbol Parameter Min Typ Max Units Conditions fCLK Clock frequency 8 MHz tW Clock width high and low 62 ns tSU Data setup time before clock rises 35 ns tH Data hold time after clock rises 30 ns tWLE Width of latch enable pulse 80 ns tDLE LE delay time after rising edge of clock 35 ns tSLE LE setup time before rising edge of clock 40 ns tON, tOFF Time from latch enable to HVOUT 4 µsC L = 20pF tDHL Delay time clock to data out high to low 125 ns C L = 20pF tDLH Delay time clock to data out low to high 125 ns C L = 20pF tr, tf All logic inputs 5 ns Note: 1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec. Symbol Parameter Min Typ Max Units Conditions IDD VDD supply current 15 mA f CLK = 8MHz, fDATA = 4MHz LE = LOW IDDQ Quiescent VDD supply current 200 µA All VIN = 0V or VDD IPP High voltage supply current 0.50 mA V PP = 300V All outputs high 0.50 mA V PP = 300V All outputs low IIH High-level logic input current 10 µAV IH = VDD IIL Low-level logic input current -10 µAV IL = 0V VOH High-level output HV OUT 265 V V PP = 300V, IHVOUT = -1mA Data out V DD -1V V ID OUT = -100µA VOL Low-level output HV OUT 35 V V DD = 5V, IHVOUT = 1mA Data out 1.0 V ID OUT = 100µA VOC HVOUT clamp voltage V PP +1.5 V I OC = 1mA -30 V I OC = -1mA Symbol Parameter Min Typ Max Units VDD Logic supply voltage 4.5 5.0 5.5 V VPP High voltage supply 60 300 V VIH High-level input voltage V DD -0.9 V DD V VIL Low-level input voltage 0 0.9 V TA Operating free-air temperature 0 +70 °C Notes: Power-up sequence should be the following: 1. Connect ground. 4. Apply V PP. 2. Apply V DD.5 . The VPP should not drop below VDD or float during operation. 3. Set all inputs (Data, CLK, Enable, etc.) to a known state. Power-down sequence should be the reverse of the above. Electrical Characteristics (for VDD = 5V, VPP = 300V, TA = 250C) DC Characteristics Recommended Operating Conditions AC Characteristics1 (For VDD = 5V, VPP = 300V, TA = 25°C)
Data Valid50% 50%Data In (DIOA/DIOB) CLK 50% 50% 50% tSU tH tWL tWH 50% 50% tDLH tDHL 50% tWLEtDLE tSLE 50% 50% tON 10% HVOUT w/ S/R HIGH 90% 90%10% tOFF VIH VIL VIH VIL VOH VOL VOH VOL VIH VOL VOH VOL VOH VOL Data Out (DIOA/DIOB) /K56 /K44/K44 /K49/K6E/K70/K75/K74 /K47/K4E/K44 /K56 /K50/K50 /K48/K56/K47/K4E/K44 /K48/K56 /K4F/K55/K54 /K4C/K6F/K67/K69/K63 /K49/K6E/K70/K75/K74/K73 /K47/K4E/K44 /K44/K61/K74/K61 /K4F/K75/K74 /K4C/K6F/K67/K69/K63 /K44/K61/K74/K61 /K4F/K75/K74/K70/K75/K74 /K48/K69/K67/K68 /K56/K6F/K6C/K74/K61/K67/K65 /K4F/K75/K74/K70/K75/K74/K73 /K56 /K44/K44 Input and Output Equivalent Circuits Switching Waveforms
60 Additional
64 Latches
Function Shift Reg HV Outputs Data Out 12 … 64 1 2 … 64 * All on X X X L L X * * … *HH … H* All off X X X L H X * * … *L L … L* DIOA ↑ XXXL Q n→ Qn-1 —D IOB DIOB ↑ XXXH Q n→ Qn+1 —D IOA Notes: H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition. * = dependent on previous stage’s state before the last CLK or last LE high. Data CLK LE BL POL DIR I/O relation Function Table L/T = Level Translator
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com 12/13/010 ©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited. HV507 Pin Function Pin Function 1H V OUT 41 41 HV OUT 1 2H V OUT 42 42 HV OUT 2 3H V OUT 43 43 HV OUT 3 4H V OUT 44 44 HV OUT 4 5H V OUT 45 45 HV OUT 5 6H V OUT 46 46 HV OUT 6 7H V OUT 47 47 HV OUT 7 8H V OUT 48 48 HV OUT 8 9H V OUT 49 49 HV OUT 9
10 HV OUT 50 50 HV OUT 10
11 HV OUT 51 51 HV OUT 11
12 HV OUT 52 52 HV OUT 12
13 HV OUT 53 53 HV OUT 13
14 HV OUT 54 54 HV OUT 14
15 HV OUT 55 55 HV OUT 15
16 HV OUT 56 56 HV OUT 16
17 HV OUT 57 57 HV OUT 17
18 HV OUT 58 58 HV OUT 18
19 HV OUT 59 59 HV OUT 19
20 HV OUT 60 60 HV OUT 20
21 HV OUT 61 61 HV OUT 21
22 HV OUT 62 62 HV OUT 22
23 HV OUT 63 63 HV OUT 23
24 HV OUT 64 64 HV OUT 24
25 V PP 65 HV OUT 25
26 D IOA 66 HV OUT 26
27 N/C 67 HV OUT 27
28 N/C 68 HV OUT 28
29 BL 69 HV OUT 29
30 POL 70 HV OUT 30
31 V DD 71 HV OUT 31
32 DIR 72 HV OUT 32
33 GND 73 HV OUT 33
34 HVGND 74 HV OUT 34
35 N/C 75 HV OUT 35
36 N/C 76 HV OUT 36
37 CLK 77 HV OUT 37
38 LE 78 HV OUT 38
39 D IOB 79 HV OUT 39
40 V PP 80 HV OUT 40
Pin Configurations Package Outline 1 24 4164 Index top view 80-pin Gullwing Package HV507