HV4937 SUTEX | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
Features
I HVCMOS ® Technology I Output voltages up to -375V I Source current minimum 0.25mA I Shift register speed 6 MHz I Latched outputs I CMOS compatible inputs I Forward and reverse shifting options Absolute Maximum Ratings1 Supply voltage, VDD +0.5V to -9V Supply voltage, VPP +0.5V to -400V Logic input levels +0.5V to V DD -0.5V Ground current 0.75A Continuous total power dissipation 2 1200mW Operating temperature range -40 °C to +85°C Storage temperature range -65 °C to +150°C Notes: 1. All voltages are referenced to VSS . 2. For operation above 25°C ambient derate linearly by 20mW/°C up to 85°C.
Symbol Parameter Min Typ Max Units Conditions fCLK Clock Frequency 6 MHz tW Clock Width High or Low 83 ns tSU Data Setup Time Before Clock Falls 35 ns tH Data Hold Time After Clock Falls 15 ns tWLE Width of Latch Enable Pulse 83 ns tDLE LE Delay Time After Falling Edge of Clock 35 ns tSLE LE Setup Time Before Falling Edge of Clock 40 ns tDHL Clock Delay Time Data High to Low 160 ns tDLH Clock Delay Time Data Low to High 160 ns Electrical Characteristics (over recommended operating conditions unless noted) DC Characteristics Symbol Parameter Min Typ Max Units Conditions IDD VDD Supply Current -15 mA f CLK = 6MHz, fDATA = 3MHz LE = LOW IDDQ Quiescent VDD Supply Current -250 µA All V IN = 0V IO(OFF) Off State Output Current at 25°C, per Switch -100 nA Output high, and at -375V IIH High-Level Logic Input Current -10 µAV IH = VDD IIL Low-Level Logic Input Current +10 µAV I = 0V VOH High-Level Data Out V DD +1 V ID OUT = -100µA VOL Low-Level Output HV OUT -10 V IHV OUT = -0.25mA Data Out -1 V ID OUT = 100µA VOC HV OUT Clamp Voltage -3.0 V I OL = 1mA C HVO Output Capacitance per Channel 3 pF V DS = 100V Symbol Parameter Min Typ Max Units VDD Logic supply voltage -4.5 -5.0 -5.5 V HV OUT High voltage output +0.3 -375 V VIH High-level input voltage -3.5 V DD V VIL Low-level input voltage 0 -0.8 V TA Operating free-air temperature -40 +85 °C Notes: All voltages are referenced to VSS. Power-up sequence should be the following: 1. Connect ground. 2. Apply V DD . 3. Set all inputs (Data, CLK, Enable, etc.) to a known state. 4. Apply VPP . Power-down sequence should be the reverse of the above. Recommended Operating Conditions AC Characteristics (For VDD = -5V, TA = 25°C) HV4937
Logic Data Output High Voltage Output VSS VDD VDD HV IN Input and Output Equivalent Circuit Switching Waveforms HV4937
60 Additional
64 Latches
Function Data CLK LE OE DIR Shift Reg Latch HV OUT D OUT 1 2 … 64 1 2 … 64 1 2 … 64 Load S/R H or L ↓ L L H H or L … Qn → Qn+1 * … *H … H* H or L ↓ L L L H or L … Qn → Qn-1 * … *H … H* Load Latch H or L ↓ H L X H or L … * H or L … *H … H* X H or L H H X H or L … * H or L … * L or H… ** Notes: X = Don’t care * = Dependent on previous stage’s state before the last CLK : High to low transition. ↓ = -5V to V SS transition H = VDD L = VSS Output Enable Transparent Latch Mode Functional Block Diagram HV4937
2 N/C
9 DIR
10 Data Out
11 CLK
13 V DD
15 Data In
18 HV OUT 2/63
19 HV OUT 3/62
20 HV OUT 4/61
21 HV OUT 5/60
22 HV OUT 6/59
23 N/C
25 HV OUT 7/58
26 HV OUT 8/57
27 HV OUT 9/56
28 HV OUT 10/55
29 HV OUT 11/54
30 HV OUT 12/53
31 HV OUT 13/52
32 HV OUT 14/51
33 HV OUT 15/50
34 HV OUT 16/49
35 HV OUT 17/48
36 HV OUT 18/47
37 HV OUT 19/46
38 HV OUT 20/45
39 HV OUT 21/44
40 HV OUT 22/43
41 N/C
42 N/C
44 HV OUT 24/41
45 HV OUT 25/40
46 HV OUT 26/39
47 HV OUT 27/38
48 HV OUT 28/37
49 HV OUT 29/36
50 HV OUT 30/35
51 HV OUT 31/34
52 HV OUT 32/33
53 HV OUT 33/32
54 HV OUT 34/31
55 HV OUT 35/30
56 HV OUT 36/29
57 HV OUT 37/28
58 HV OUT 38/27
59 HV OUT 39/26
60 HV OUT 40/25
61 HV OUT 41/24
62 HV OUT 42/23
63 N/C
64 N/C
66 HV OUT 44/21
67 HV OUT 45/20
68 HV OUT 46/19
69 HV OUT 47/18
70 HV OUT 48/17
71 HV OUT 49/16
72 HV OUT 50/15
73 HV OUT 51/14
74 HV OUT 52/13
75 HV OUT 53/12
76 HV OUT 54/11
77 HV OUT 55/10
78 HV OUT 56/9
79 HV OUT 57/8
80 HV OUT 58/7
Note: Pin designation DIR = H or L Example: For DIR = H, Pin 3 is HVOUT 59 For DIR = L, Pin 3 is HVOUT 6 Package Outline HV4937