DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 5

Technical content

Features

  • Pb−Free, Halogen Free and RoHS compliant.
  • Low R DS(on) to Minimize Conduction Losses.
  • Ohmic Region Good RDS(on) Ratio.
  • Optimized Gate Charge to Minimize Switching Losses.
  • ESD Protected up to 2KV.

Applications

  • Protection Circuits Applications.
  • Logic/Load Switch Circuits Applications. ABSOLUTE MAXIMUM RATINGS (T A = 25 °C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS SYMBOL LIMITS UNITS Drain-Source Voltage V DS -30 V Gate-Source Voltage V GS ±25 V Continuous Drain Current TC = 25 °C ID -43 A TC = 100 °C -27 TA = 25 °C -13 TA = 70 °C -10 Pulsed Drain Current1 I DM -110 Avalanche Current I AS -38 Avalanche Energy L = 0.1mH E AS 72 mJ Power Dissipation TC = 25 °C PD W TC = 100 °C 10 TA = 25 °C 2.2 TA = 70 °C 1.4 Operating Junction & Storage Temperature Range T j, Tstg -55 to 150 °C G : GATE D : DRAIN S : SOURCE

P-Channel Logic Level Enhancement Mode Field Effect Transistor PK501BA P D F N 5 x 6 P Halogen-Free & Lead-Free NIKO-SEM F-48-2 REV1.0 THERMAL RESISTANCE RATINGS THERMAL RESISTANCE SYMBOL TYPICAL MAXIMUM UNITS Junction-to-Ambient2 RJA 56 °C / W Junction-to-Case RJC 5 1Pulse width limited by maximum junction temperature. 2The value of RθJA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with TA =25° C. The value in any given application depends on the user's specific board design. ELECTRICAL CHARACTERISTICS (TJ = 25 °C, Unless Otherwise Noted) PARAMETER SYMBOL TEST CONDITIONS LIMITS UNIT MIN TYP MAX STATIC Drain-Source Breakdown Voltage V (BR)DSS VGS = 0V, ID = -250A -30 V Gate Threshold Voltage V GS(th) VDS = VGS, ID = -250A -1 -1.5 -3 Gate-Body Leakage I GSS V DS = 0V, VGS = ±25V ±100 nA Zero Gate Voltage Drain Current IDSS VDS = -24V, VGS = 0V -1 uAVDS = -20V, VGS = 0V, TJ = 125 °C -10 Drain-Source On-State Resistance1 RDS(ON) VGS = -4.5V, ID = -13A 8.4 12 mΩ VGS = -10V, ID = -13A 5.7 7 Forward Transconductance1 g fs V DS = -5V, ID = -13A 40 S DYNAMIC Input Capacitance C iss VGS = 0V, VDS = -15V, f = 1MHz 2822 pFOutput Capacitance C oss 452 Reverse Transfer Capacitance C rss 364 Gate Resistance Rg V GS = 0V, VDS = 0V, f = 1MHz 4 Ω Total Gate Charge2 Qg(VGS=-10V) VDS =-15V, ID = -13A nC Qg(VGS=-4.5V) 30 Gate-Source Charge2 Q gs 6.1 Gate-Drain Charge2 Q gd 14 Turn-On Delay Time2 t d(on) VDS = -15V, ID  -13A, VGS = -10V, RGS = 6Ω nS Rise Time2 t r 26 Turn-Off Delay Time2 t d(off) 161 Fall Time2 t f 100

P-Channel Logic Level Enhancement Mode Field Effect Transistor PK501BA P D F N 5 x 6 P Halogen-Free & Lead-Free NIKO-SEM F-48-2 REV1.0 SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (TJ = 25 °C) Continuous Current I S -19 A Forward Voltage1 V SD I F = -13A, VGS = 0V -1.3 V Reverse Recovery Time t rr IF = -13A , dlF/dt = 100 A / S 23 nS Reverse Recovery Charge Q rr 6 nC 1Pulse test : Pulse Width  300 sec, Duty Cycle  2%. 2Independent of operating temperature.

P-Channel Logic Level Enhancement Mode Field Effect Transistor PK501BA P D F N 5 x 6 P Halogen-Free & Lead-Free NIKO-SEM F-48-2 REV1.0 CISS COSS CRSS 500 1000 1500 2000 2500 3000 3500 0 5 10 15 20 25 30 0 1 02 03 04 05 06 0 VDS=-15V ID=-13A 0.02 0.04 0.06 0.08 0.1 2468 1 0 ID=-13A 25℃ 125℃ -20℃ 012345 0.003 0.006 0.009 0.012 0.015 0 6 12 18 24 30 VGS=-10V VGS=-4.5V 0123456 VGS=-10V VGS=-9V VGS=-8V VGS=-7V VGS=-6V VGS=-5V VGS=-4.5V VGS=-2.5V VGS=-2.7V VGS=-2.2V -ID, Drain-To-Source Current(A) -ID, Drain-To-Source Current(A) -VGS, Gate-To-Source Voltage(V) -VDS, Drain-To-Source Voltage(V) Capacitance Characteristic C , Capacitance(pF) -VDS, Drain-To-Source Voltage(V) Gate charge Characteristics -VGS , Gate-To-Source Voltage(V) Qg , Total Gate Charge(nC) On-Resistance VS Drain Current RDS(ON)ON-Resistance(OHM) -ID , Drain-To-Source Current(A) On-Resistance VS Gate-To-Source RDS(ON)ON-Resistance(OHM) -VGS, Gate-To-Source Voltage(V) Out put Characteristics Transfer Characteristics

P-Channel Logic Level Enhancement Mode Field Effect Transistor PK501BA P D F N 5 x 6 P Halogen-Free & Lead-Free NIKO-SEM F-48-2 REV1.0 single pulse Duty cycle=0.5 0.2 0.1 0.05 0.02 0.01 0.01 0.1 0.0001 0.001 0.01 0.1 1 10 100 Notes 1.Duty cycle, D= t1 / t2 2.RthJA = 56 ℃/W 3.TJ-TA = P*RthJA(t) 4.RthJA(t) = r(t)*RthJA DC 100ms 10ms 1ms 0.01 0.1 100 1000 0.1 1 10 100 NOTE : 1.VGS = -10V 2.TA = 25˚C 3.RθJA = 56˚C/W 4.Single Pulse Operation in This Area is Limited by RDS(ON) 100 0.001 0.01 0.1 1 10 100 Single Pulse RθJA = 56˚C/W TA = 25˚C 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 -50 -25 0 25 50 75 100 125 150 VGS=-10V ID=-13A 25℃125℃ 100 Normalized Drain to Source ON-Resistance TJ , Junction Temperature(˚C) Source-Drain Diode Forward Voltage -IS , Source Current(A) Safe Operating Area Single Pulse Maximum Power Dissipation -ID , Drain Current(A) Single Pulse Time(s) -VDS, Drain-To-Source Voltage(V) Transient Thermal Response Curve T1 , Square Wave Pulse Duration[sec] -VSD, Source-To-Drain Voltage(V) On-Resistance VS Temperature Power(W) r(t) , Normalized Effective Transient Thermal Resistance