MCC21-14IO8B IXYS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 5

Technical content

Backside: isolated TAV TV V 1.52 RRM 1400 V = V I = A Features / Advantages: Applications: Package:

  • Thyristor for line frequency
  • Planar passivated chip
  • Long-term stability
  • Direct Copper Bonded Al2O3-ceramic
  • Line rectifying 50/60 Hz
  • Softstart AC motor control
  • DC Motor control
  • Power converter
  • AC power control
  • Lighting and temperature control TO-240AA
  • Industry standard outline
  • RoHS compliant
  • Soldering pins for PCB mounting
  • Base plate: DCB ceramic
  • Reduced weight
  • Advanced power cycling
  • Isolation Voltage: V~ 3600 The data contained in this product data sheet is ex clusively intended for technically trained staff. T he user will have to evaluate the suitability of th e product for the intended application and the completeness of the product data with respect to his application. The specifications of our compon ents may not be considered as an assurance of component characteristics. The information in the valid application- and assembly notes must be considered. Should you require produc t information in excess of the data given in this p roduct data sheet or which concerns the specific application of your product, please co ntact your local sales office. Due to technical requirements our product may conta in dangerous substances. For information on the typ es in question please contact your local sales offi ce. Should you intend to use the product in aviation, i n health or life endangering or life support applic ations, please notify. For any such application we urgently recommend - to perform joint risk and quality assessments; - the conclusion of quality agreements; - to establish joint measures of an ongoing product survey, and that we may make delivery dependent on the realization of any such measures. Terms Conditions of usage: IXYS reserves the right to change limits, condition s and dimensions. 20161222c Data according to IEC 60747and per semiconductor un less otherwise specified © 2016 IXYS all rights reserved

V = V A²s A²s A²s A²s Symbol Definition Ratings typ. max. I V I A VT 1.45 R 1.1 K/W min. V V

100 T = 25°C VJ

T = °C VJ mA 5V = V T = 25°C VJ I = A T V T = °C C 85 Ptot 90 WT = 25°C C 1400 forward voltage drop total power dissipation Conditions Unit 1.89 T = 25°C VJ 125 VT0 V0.85 T = °C VJ 125 rT 15 mΩ V1.52 T = °C VJ I = A T V 2.20 I = A 90 I = A 90 threshold voltage slope resistance for power loss calculation only µA 125 V V1400 T = 25°C VJ I A33 PGM Wt = 30 µs 10 max. gate power dissipation P T = °C C 125 Wt = 5P PGAV W0.5 average gate power dissipation CJ 22 junction capacitance V = V 400 T = 25°C f = 1 MHz R VJ pF ITSM t = 10 ms; (50 Hz), sine T = 45°C VJ max. forward surge current T = °C VJ 125 I²t T = 45°C value for fusing T = °C 125 V = 0 V R V = 0 V R V = 0 V V = 0 V t = 8,3 ms; (60 Hz), sine t = 10 ms; (50 Hz), sine t = 8,3 ms; (60 Hz), sine t = 10 ms; (50 Hz), sine t = 8,3 ms; (60 Hz), sine t = 10 ms; (50 Hz), sine t = 8,3 ms; (60 Hz), sine VJ R VJ R thJC thermal resistance junction to case T = °C VJ 125 320 345 365 360 A A A A 270 295 510 495 1400 300 µs RMS forward current T(RMS) TAV 180° sine average forward current (di/dt) cr A/µs 150 repetitive, I = TVJ = 125°C; f = 50 Hz critical rate of rise of current VGT gate trigger voltage V = 6 V T = °C 25 (dv/dt) T = 125°C critical rate of rise of voltage A/µs 500 V/µs t = µs; I A; V = ⅔ V R = ∞; method 1 (linear voltage rise) VJ D VJ 45 AT P G = 0.45 di /dt A/µs; G =0.45 DRM cr V = ⅔ V DRM GK 1000 1 V T = °C -40 VJ IGT gate trigger current V = 6 V T = °C 25 D VJ 65 mA T = °C -40 VJ 1.2 V 80 mA VGD gate non-trigger voltage T = °C VJ 0.2 V IGD gate non-trigger current 5 mA V = ⅔ V D DRM 125 latching current T = °C VJ 150 mA IL 25 t µs p = 10 I A; G = 0.3 di /dt A/µs G = 0.3 holding current T = °C VJ 100 mA IH 25 V = 6 V D R = ∞GK gate controlled delay time T = °C VJ 2 µs tgd 25 I A; G = 0.3 di /dt A/µs G = 0.3 V = ½ V D DRM turn-off time T = °C VJ 150 µs tq di/dt = A/µs 10 dv/dt = V/µs 20 V = R 100 V; I A; T = 15 V = ⅔ V DRM t µs p = 300 non-repet., I = 21 AT 100 RthCH thermal resistance case to heatsink K/W Thyristor 1500 RRM/DRM RSM/DSM max. non-repetitive reverse/forward blocking voltage max. repetitive reverse/forward blocking voltage R/D reverse current, drain current T T R/D R/D 200 0.20 IXYS reserves the right to change limits, condition s and dimensions. 20161222c Data according to IEC 60747and per semiconductor un less otherwise specified © 2016 IXYS all rights reserved

MCMA35P1600TA TO-240AA-1B 1600 Package Top °C MD Nm 4mounting torque 2.5 TVJ °C 125 virtual junction temperature -40 Weight g81 Symbol Definition typ. max. min. Conditions operation temperature Unit MT Nm 4terminal torque 2.5 V Vt = 1 second Vt = 1 minute isolation voltage mm mm 13.0 9.7 16.0 16.0 d Spp/App creepage distance on surface | striking distance th rough air dSpb/Apb terminal to backside IRMS RMS current 200 Aper terminal 100 -40 terminal to terminal TO-240AA Similar Part Package Voltage class MCMA25P1600TA TO-240AA-1B 1600 Delivery Mode Quantity Code No. Ordering Number Marking on Product Ordering 50/60 Hz, RMS; I ≤ 1 mA ISOL MCC21-14io8B 469785 Box 36 MCC21-14io8B Standard

3600 ISOL

Tstg °C 125 storage temperature -40 3000 threshold voltage V0.85 mΩ V0 max R0 max slope resistance * 13.8 Equivalent Circuits for Simulation T = VJ I V0 R0 Thyristor 125 °C * on die level IXYS reserves the right to change limits, condition s and dimensions. 20161222c Data according to IEC 60747and per semiconductor un less otherwise specified © 2016 IXYS all rights reserved

IXYS reserves the right to change limits, condition s and dimensions. 20161222c Data according to IEC 60747and per semiconductor un less otherwise specified © 2016 IXYS all rights reserved

Fig. 1 Gate trigger characteristics VG [V] IG [mA] PGM = 10 W; t P = 30 µs PGM = 1 W; t P = 300 µs PGAV = 0.5 W -40°C 25°C (upper 125°C limit) 125°C 25°C (lower limit) 0.1 1 10 100 1000 10000 Fig. 2 Gate trigger delay time tgd [µs] IG [A] 10 -2 10 -1 10 0 10 1 10 0 10 -1 10 1 10 2 lim. typ. Thyristor IXYS reserves the right to change limits, condition s and dimensions. 20161222c Data according to IEC 60747and per semiconductor un less otherwise specified © 2016 IXYS all rights reserved