FBSGAM01PCPSE EPC-CO | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

Features

  • Compatible with ALL EPC Space Discrete eGaN® FBG and FDA Series HEMTs
  • Single Independent eGAN® Gate Driver
  • Capable of Driving 5000 pF+ Loads
  • Logic-Compatible Input
  • Gate Bias UVLO Protection, Sensing & Reporting
  • Bidirectional Shutdown Input/Power Good Output
  • Internal VBIAS Overvoltage Protection
  • Fast Transition Times: 30 ns, typ.
  • High Speed Capability: 3.0 MHz+
  • All eGaN® Switching Elements
  • Integrated Driver Bypass Capacitor
  • No Bipolar Technology
  • Rugged-Molded SMT Package “Pillar” I/O Pads
  • Compact 0.500 x 0.375 x 0.135” Size
  • -40°C to +85°C Operational Range
  • Commercial Screen Application
  • Development Module for FBS-GAM01P-R-PSE
  • High Speed DC-DC Conversion
  • Synchronous Rectification
  • Power Switches/Actuators
  • Multi-Phase Motor Drivers

Description

EPC Space’s “GaN Driving GaN Technology” FBS- GAM01P-C-PSE Single Output eGaN® Gate Driver Development Module integrates a high-speed gate drive circuit consisting entirely of eGaN® switching elements, +5 VDC Input VBIAS under voltage monitoring and reporting, and internal output load gate bias over-voltage clamping protection within an innovative, space-efficient, 9 pin SMT over-molded epoxy package. The FBS-GAM01P-C-PSE provides an excellent engineering development platform transition to the FBS-GAM01P-R-PSE flight version. Circuit design under US Patent #10,122,274 B2, Export Commerce Controlled EAR-99 VBIAS Protection, UVLO, H/S Driver Disable and Power Good

1 K/uni03A9

R VDRV (3) VBIAS (2) PG/*SD (9) IN (1) (6) OUT (7) SSLGND (8) (Pins 4 and 5 are No Connect) H/S Gate Driver FBS-GAM01P-C-PSE Functional Block Diagram

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet Pin # Pin Name Input/Output Pin Function

1 IN | Gate Driver Logic Input

2 VBIAS -- +5 VDC Gate Driver Power Supply Bias Input Voltage

3 VDRV -- Protected Gate Driver Power Supply Bias Input Voltage

4 N/C -- No Internal Connection

5 N/C -- No Internal Connection

6 OUT O Gate Drive Output (High Peak Current)

7 SS -- Source Sense Return/Ground: 0 V (High Peak Current)

8 LGND -- Logic Return/Ground

9 PG/*SD I/O Power Good Output/Shutdown Input

FBS-GAM01P-C-PSE Functional Block Diagram FBS-GAM01P-C-PSE Configuration and Pin Assignment Table Top (X-Ray) View

9 Pin Molded SMT Package with Pillar Pins

Bottom (Pad) View 9 8 3 4 5 Symbol Parameter-Conditions Value Units VBIAS Gate Driver Bias Supply Voltage DC -0.3 to 6 V50 ms 7.5 IN Logic Input Voltage -0.3 to 5.5 TSTG Storage Junction Temperature Range -55 to +140 TJ Operating Junction Temperature Range -40 to +115 TC Case Operating Temperature Range -40 to +85 Tsol Package Mounting Surface Temperature 230 ESD ESD Class Level (HBM) 1A Symbol Parameter-Conditions Value Units RθJC Thermal Resistance Case-to-Ambient (Note 3) 40 °C/W RθJC Thermal Resistance Junction-to-Case (Note 3) 11.5 Thermal Characteristics Absolute Maximum Rating (T C = 25°C unless otherwise noted)

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet Parameter Symbol Test Conditions MIN TYP MAX Units OUT Low-Level Voltage VOL VBIAS = 5 VDC, IN = 0.8 VDC, IOUT = 50 μA TC = 25°C - 0.05 0.1 V TC = 40°C TC = 85°C 0.05 0.1 0.15 OUT High-Level Voltage VOL VBIAS = 5 VDC, IN = 3 VDC, IOUT = -50 μA TC = 25°C 4.90 4.95 TC = 40°C TC = 85°C 4.85 4.90 4.90 5 OUT Pull-Down ON-State Resistance (VDRV-OUT) RDS(on) VBIAS = 5 VDC, IN = 0.8 VDC, IOUT = 0.25 A (Notes 1,2,3) Ω TC = 85°C - 3.8 9 OUT Pull-Up ON-State Resistance (VOUT-SS) RDS(on) VBIAS = 5 VDC, IN = 3 VDC, IOUT = -0.25 A (Notes 1,2,3) TC = 85°C - 3.8 9 Parameter Symbol Test Conditions MIN TYP MAX Units Low Logic Level Input Voltage VIL VBIAS = 5 VDC (Note 4) 0.8 V High Logic Level Input Voltage VIH VBIAS = 5 VDC (Note 5) 2.9 V Low Logic Level Input Current IIL VBIAS = 5 VDC, VIL = 0.4 VDC -5 +/-1 5 μA High Logic Level Input Current IIH VBIAS = 5 VDC, VIH = 3 VDC -5 +/-1 5 μA Parameter Symbol Test Conditions MIN TYP MAX Units IN-to-OUT Turn-ON Delay Time td(on) VBIAS = 5 VDC; COUT = 2200 pF (See Switching Figures) 30 ns IN-to-OUT Turn-OFF Delay Time td(off) 30 ns OUT Rise Time tr VBIAS = 5 VDC (See Switching Figures) COUT = 1000 pF 32 nsCOUT = 2200 pF 49 COUT = 5000 pF 71 OUT Fall Time tf COUT = 1000 pF 21 nsCOUT = 2200 pF 33 COUT = 5000 pF 55 Parameter Symbol Test Conditions MIN TYP MAX Units Dynamic Gate Driver Losses PGD VBIAS = 5 VDC 16 mW/ MHz LGND-SS Resistance Rs 1 Ω Minimum Switching Frequency fs VBIAS = 5 VDC; COUT = 2200 pF (Note 3) 0 Hz Maximum Switching Frequency fs 3.0 MHz Parameter Symbol Test Conditions MIN TYP MAX Units VBIAS Recommended Operating Voltage Range VBIAS 4.75 5.05 5.25 V VBIAS Static Operating Current IBIAS VBIAS = 5.5 VDC 6.5 10.5 mA OUT Static Electrical Characteristics (TC = 25°C unless otherwise noted) IN Logic Input Static Electrical Characteristics (TC = 25°C unless otherwise noted) OUT Power Switch Dynamic Electrical Characteristics (TC = 25°C unless otherwise noted) Module Static and Dynamic Electrical Characteristics (TC = 25°C unless otherwise noted) VBIAS Static Electrical Characteristics (TC = 25°C unless otherwise noted)

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet Parameter Symbol Test Conditions MIN TYP MAX Units VBIAS UVLO Rising Threshold UVLO+ (Notes 6, 7, 8, 9) 4.70 VVBIAS UVLO Falling Threshold UVLO- 2.95 VBIAS UVLO Hysteresis (UVLO+) - (UVLO-) 0.15 Parameter Symbol Test Conditions MIN TYP MAX Units PG Low Logic Level Output Voltage VOL VBIAS = 5 VDC (Notes 6, 7 and 8) 0.2 V PG High Logic Level Output Voltage VOH VBIAS = 5 VDC (Notes 6, 7 and 8) 3.5 V PG Low Logic Level Output Current IOL VBIAS = 5 VDC (Note 6) 10 mA PG High Logic Level Output Leakage Current IOH VBIAS = 5.5 VDC (Note 6) 100 μA SD Low Logic Level Input Voltage VIL VBIAS = 5 VDC (Notes 3, 6, 10) 0.4 V PG Functional Static Electrical Characteristics (-40°C ≤ TC ≤ 85°C unless otherwise noted) PG/*SD Logic I/O Static Electrical Characteristics (-40°C ≤ TC ≤ 85°C unless otherwise noted) Specification Notes 1.) V BIAS = +5 VDC, PGND = LGND = 0 V. 2.) Measured using 4-Wire (Kelvin) sensing techniques. 3.) Guaranteed by design. Not tested in production. 4.) When the logic input (IN) is at the low input voltage level the output (OUT) is guaranteed to be OFF (~SS potential). 5.) When the logic input (IN) is at the high input voltage level the output (OUT) is guaranteed to be ON (~VDRV potential). 6.) PG/*SD is bidirectional input/output pin: It is a Shutdown input when pulled to LGND using an open-drain/collector; and it is a Power Good output referenced to LGND. For either the PG or SD function, this pin should be pulled up to VDRV with a 4.7 kΩ resistor. 7.) Parameter measured with a 4.7 kΩ pull-up resistor between PG and VDRV. 8.) PG is at a low level when VBIAS is below the UVLO- (falling) threshold level and PG is at a high level when VBIAS is above the UVLO+ (rising) threshold level. 9.) V BIAS levels below the UVLO- threshold result in the gate driver being disabled: The logic input to the driver is internally set to a logic low state to prevent damage to the external power eGaN HEMT switch. 10.) When the PG/*SD pin is at the low input voltage level the output (OUT) is guaranteed to be OFF (~SS potential) regardless of the state of the logic input (IN). 11.) There is a slight offset of the peak output voltage (VOH) from the value of VBIAS. The objective of driving an eGAN® HEMT is to provide sufficient gate drive voltage to ensure that the device is fully enhanced. This value is 5 VDC for EPC Space HEMT devices. Please refer to Figure 5 for the relationship between VBIAS and VOH.

Only pins connected during testing identi/f_ied. Pulse Generator set to 1 MHz frequency, 50% duty cycle.

4.7 K/uni03A9

NOTE: Waveforms exaggerated for clarity and observability. Figure 1. IN-to-OUT Switching Time Test Circuit Figure 2. IN-to-OUT Switching Time Definition

OUT pin is in the high (~VDRV) state, measured with respect to SS. Sense (pin 7) to obtain the specified switching performance. open for proper operation of the module. the FBS-GAM01P-C-PSE, either directly or via 0 Ω jumper resistors. Figure 5. VOUT to VBIAS Relationship

9 Pin Molded SMT Package

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet Pin Descriptions (continued) OUT (Pin 6) The OUT pin (pin 6) is the high peak current output pin that connects to the corresponding GATE pin on all EPC Space power eGaN® HEMT packages or to the gate connection of an external power eGaN® HEMT. To minimize series inductance, and thus gate voltage overshoot during switching transients, keep the connection between the OUT pin and the external HEMT gate pin as short as possible, and preferably on the same PCB etch layer. SS (Pin 7) The SS pin (pin 6) is the “Source Sense,” high peak current return pin that connects to the corresponding SS pin on all EPC Space power eGaN® HEMT packages. To minimize series inductance, and thus gate voltage overshoot during switching transients, keep the connection between the OUT pin and the external HEMT gate pin as short as possible, and preferably on the same PCB etch layer. In the case where the FBS-GAM01P-C-PSE is driving an external HEMT that does not have an SS pin, the SS pin (pin 7) on the module should be connected as close as possible to the Source connection on the external HEMT. Please note that uncontrolled gate voltage overshoots may be encountered due to common source inductance in this situation. LGND (Pin 8) Logic ground for the module. For proper operation of the FBS-GAM01P-C-PSE, the LGND pin (Pin 8) MUST be connected directly to the system logic ground return in the application circuit. PG/*SD (Power Good Output/Shutdown Input) (Pin 9) The bidirectional Power Good (PG) output and Shutdown (*SD) input pin. To externally disable the FBS-GAM01P-C-PSE (with the OUT pin forced to the low (OFF) state), the SD/PG pin should be connected to logic ground, such as via an open-drain/ collector. The module also incorporates a Power Good (PG) sensing circuit that disables the driver when the +5 VDC gate drive bias potential (VBIAS) falls below an under-voltage threshold range as specified in the Table “PG Functional Static Electrical Characteristics” (See Page 4). During the time when the VBIAS potential is below the pre-set threshold, the PG output (Pin 5) pin is pulled low (to LGND) via an open drain. Alternatively, when the VBIAS potential is above the pre-set threshold the PG pin is pulled high via an external pull up resistor to VDRV. For proper operation, pin 9 should be externally pulled-up to VDRV (pin 3) with a 4.7 kΩ resistor. Top (X-Ray) View Bottom (Pad) View 9 8 3 4 5

FBS-GAM01P-C-PSE Module be used in a half-bridge configuration with VDD applied first, prior to VBIAS, to the Module. recommended operating voltage range prior to the application of VDD to the circuit. GAM01P-C-PSE into groups of similar functionality.

5 N/C

4 N/C

2 VBIAS

8 LGND

9 PG/*SD

Figure 6. Suggested FBS-GAM01P-C-PSE Schematic Symbol

Figure 7. FBS-GAM01P-C-PSE Package Outline, Dimensions and Part Marking

0.380 Ref

0.500 Ref

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet The Reflow Zone – or spike zone is to elevate the temperature of the PCB assembly from the activation temperature to the recommended peak temperature. The activation temperature is always somewhat below the melting point of the alloy, while the peak temperature is always above the melting point. Reflow – Best results are achieved when reflowed in a forced air convection oven with a minimum of 8 zones (top & bottom), however reflow is possible with a 4 Zone oven (top & bottom) with the recommended profile for a forced air convection reflow process. The melting temperature of the solder, the heat resistance of the components, and the characteristics of the PCB (i.e. density, thickness, etc.) determine the actual reflow profile. Note: FBS-GAM01P-C-PSE solder attachment has a maximum 230°C peak dwell temperature limit, exceeding the maximum peak temperature can cause damage the unit. Reflow Disclaimer – The profile is as stated as an “Example” – the end user can optimize profiling based against the actual solder paste used -- EPC Space assumes no liability in conjunction with the use of this profile information. EPC Space Part Number Information Power Switch External Driver FBS - GAM01P - C - PSE P = Molded Plastic SMT Package C = Ceramic SMT Package EPC Space Semiconductor “GaN Adaptor Module” * FBS-GAM01P-R-PSE (Utilizes High Lead Content Die) and FBS-GAM01C-R-PSE (Utilizes High Lead Content Die) C = Development Module R = Radiation Hardened*

©2020 EPC SPACE EPC.SPACE FBS-GAM01P-C-PSE Datasheet Disclaimers Revisions ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, “EPC Space”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchant- ability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and mark- ings noted herein may be trademarks of their respective owners. Export Administration Regulations (EAR) The products described in this datasheet could be subjected to the Export Administration Regulations (EAR). They may require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States. International Traffic in Arms Regulations (ITAR) The products described in this datasheet could be subjected to the International in Arms Regulations (ITAR). They require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States. Patents EPC Space holds numerous U.S and international patents. US Patent #10,122,274 B2, 15/374,756, 15/374,774, PCT/US2016/065952, PCT/US2016/065946. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with U.S Patent laws eGaN® is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice. Contact EPC Space for further information and to order: Email: sales@epc.space Phone: +1 978 208 1334 Website: epc.space Address: 17 Parkridge Road Unit # E Haverhill, MA 01835 USA Datasheet Revision Product Status REV - Proposal/development M-702-004-Q7 Characterization and Qualification Production Released Information subject to change without notice. Revised October, 2020