DEI5070

DEI5070 DEIAZ | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 11

Technical content

© 2011 Device Engineering Inc Page 1 of 11 DS-MW-05070-01 Rev D 09/08/2011

FEATURES

• TTL/CMOS TO ARINC 429 Line Driver.
• Rate control input set Hi (100KBS) or Lo (12.5KBS) speed slew rates.
• Operates from ±5V power supply.
• Drives full ARINC load.
• Output resistor options: 7.5, 27.5 or 37.5 Ohms.
• Packages: o 8L SOIC Exposed Pad (single driver) o 38L MLPQ (QFN) (dual driver) GENERAL DESCRIPTION The DEI5x7x family of CMOS integrated circuits are line driver s designed to directly drive the ARINC 429 avionics serial digital data bus. The device converts TTL/CMOS serial input da ta to the tri-level RZ bipolar differential modulation format of the ARINC bus. A TTL/CMOS control inpu t selects the output slew rate for HI (100KBS) and LOW (12.5KBS) speed operation. No external timing capacitors are required. The 5070 has internal 37.5 Ohm output resistors, the 5071 has 27.5 Ohm resistors, the 5072 has 7.5 Ohm resistors, and the 5270 has two drivers with all output resistor options. The 27.5 and 7.5 Ohm options require external series resistors which ar e typically used to implement a transient voltage protection network. Table 1 5070/71/72 PIN DESCRIPTION HI/LO TTLIN0 TTLIN1 GND V- 429OUTA 429OUTB Device Engineering Incorporated DEI5070, 5071, 5072, 5270 ARINC 429 ±5V LINE DRIVER FAMILY

385 East Alamo Drive

Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com PIN NAME DESCRIPTION 1 HI/LO LOGIC INPUT: Slew rate control.

2 TTLIN0 LOGIC INPUT: Serial digital data input 0

3 TTLIN1 LOGIC INPUT: Serial digital data input 1

4 GND POWER INPUT: Ground

5 V- POWER INPUT: -5VDC

6 429OUTA 429 OUTPUT: ARINC 429 format serial digital data output A 7 429OUTB 429 OUTPUT: ARINC 429 format serial digital data output B

8 V+ POWER INPUT: +5VDC

Note: Heatsink pad is electrically isolated

© 2011 Device Engineering Inc Page 2 of 11 DS-MW-05070-01 Rev D 09/08/2011 Table 2 5270 PIN DESCRIPTION SIGNAL NAME Channel 1 Pin Channel 2 Pin DESCRIPTION HI/LO_n 5 24 LOGIC INPUT: Slew rate control. 1 = Hi speed. 0 = Low speed. TTLIN0_n 6 25 LOGIC INPUT: Serial digital data input 0. TTLIN1_n 26 7 LOGIC INPUT: Serial digital data input 1. 429OUTA_7_n 34 15 429 OUTPUTS: ARINC 429 format serial digital data output A, 7.5 Ohm 429OUTA_27_n 33 14 429 OUTPUTS: ARINC 429 format serial digital data output A, 27.5 Ohm 429OUTA_37_n 32 13 429 OUTPUTS: ARINC 429 format serial digital data output A, 37.5 Ohm 429OUTB_7_n 36 17 429 OUTPUTS: ARINC 429 format serial digital data output B, 7.5 Ohm 429OUTB_27_n 37 18 429 OUTPUTS: ARINC 429 format serial digital data output B, 27.5 Ohm 429OUTB_37_n 38 19 429 OUTPUTS: ARINC 429 format serial digital data output B, 37.5 Ohm V+ 2 20 POWER INPUT: +5 VDC GND 28 9 POWER INPUT: Ground V- 30 12 POWER INPUT: -5 VDC 23, 27, 29, 31, 35 No Internal Connect Notes: 1. Package: 38 Lead 5.0 x 7.0mm MLP 2. Exposed Pad is electrically isolated BOTTOM VIEW 111098765431 2 31 30 21 2223242526272829 20

© 2011 Device Engineering Inc Page 3 of 11 DS-MW-05070-01 Rev D 09/08/2011 FUNCTIONAL DESCRIPTION INPUT LOGIC and LEVEL SHIFT EDGE SHAPING OUTPUT DRIVERS 429OUTA 429OUTB HI/LO TTLIN1 TTLIN0 Block Diagram (single channel shown) Table 3 Speed Control Function Table HI/LO OUTPUT TRANSITION TIME 0 10us (12.5 KBS data) 1 1.5us (100KBS data) Table 4 Transmit Data Function Table TTLIN1 TTLIN0 429OUTA 429OUTB NOTES 0 0 0V 0V Null output 0 1 -5V 5V Zero output 1 0 5V -5V One output 1 1 0V 0V Null output TTLIN1 TTLIN0 429OUTA 429OUTB Differential 429OUT (A-B) +10 Tskew 50% 50% Trise Trise Tfall Tfall 90% 10% 10% 90% Figure 1 Timing Waveforms

© 2011 Device Engineering Inc Page 4 of 11 DS-MW-05070-01 Rev D 09/08/2011 ELECTRICAL DESCRIPTION Table 5 Absolute Maximum Ratings PARAMETER Voltages referenced to Ground MIN MAX UNITS V+ Supply Voltage -0.3 +7 V V- Supply Voltage 0.3 -7 V Storage Temperature -65 +150 °C Input Voltage TTLIN and HI/LO Inputs 429OUT Outputs Gnd – 0.3 V- – 0.3 V+ + 0.3 V+ + 0.3 V V Power Dissipation @ 85 °C: (> 10 Sec), Thermal pad soldered to heat spreader -Sxx package, derate 20mW/C above 85°C -Mxx package, derate 28.3mW/C above 85°C 1.2 1.7 W Junction Temperature: Tjmax, Plastic Packages (Limited by molding compound Tg) 145 ESD per JEDEC A114-A Human Body Model 2000 V Peak Body Temperature (Pb Free solder profile) 260 °C Notes: 1. Stresses above absolute maximum ratings may cause permanent damage to the device. 2. The device is tolerant of one or both outputs shorted to Ground and of both outputs shorted together. Table 6 Recommended Operating Conditions PARAMETER SYMBOL CONDITIONS Supply Voltage V+ 4.8 to 5.3V -4.8 to -5.3V Operating Temperature -xEx variants -xMx variants T OP -55 to +85 °C -55 to +125 °C

© 2011 Device Engineering Inc Page 5 of 11 DS-MW-05070-01 Rev D 09/08/2011 Table 7 Electrical Characteristics Conditions (Unless otherwise noted): Temperature: -55°C to +85°C (-xEx) or -55°C to +125°C (-xMx) V+ = +4.8V to +5.3V and V- = -4.8V to -5.3V PARAMETER TEST CONDITION SYMBOL MIN NOM MAX UNITS LOGIC INPUTS Input Voltage, Logic 1 V IH 2.0 V+ V Input Voltage, Logic 0 V IL -0.3 0.8 V Input Current VIN = 0 to 5V I IH -10 10 uA ARINC OUTPUTS ARINC Output Voltage (Differential) One Null Zero Differential Output Voltage = 429OUTA – 429OUTB. No Load. VDIF1 VDIFnull VDIF0 9.0 -0.5 -11.0 10.0 -10.0 11.0 +0.5 -9.0 V V V ARINC Output Voltage (Single Ended) Hi Null Lo Referenced to Ground No Load. VoHI Vonull, VoLO 4.5 -0.25 -5.5 5.0 -5.0 5.5 +0.25 -4.5 V V V ARINC Output Short Circuit Current Outputs shorted to Ground with Rout = 37ohms Isc LO IscHI 133 -133 mA mA Output Resistance: DEI5070 DEI5071 DEI5072 Room Temperature Rout 37.5 27.5 7.5 Ohms Ohms Ohms Output Slew Rate Hi Speed HI/LO = 1 No Load 10% to 90% voltage amplitude of differential output. Trise Tfall 1.0 1.5 2.0 us Output Slew Rate Lo Speed HI/LO = 0 No Load 10% to 90% voltage amplitude of differential output. Trise Tfall 5.0 10.0 15.0 us Output skew time between A and B outputs. HI/LO = 1 Measured at 50% voltage amplitude of both outputs. Tskew 200 ns SUPPLY CURRENT Quiescent Operating Supply Current: IV+ IV- V+ =5V, V- = -5V HI/LO = 0 or 1 TTLIN0=TTLIN1= 0V No Load IV+ IV- -10 mA mA

© 2011 Device Engineering Inc Page 6 of 11 DS-MW-05070-01 Rev D 09/08/2011 DESIGN CONSIDERATIONS Power Supplies and Bypass Capacitors The DEI507X Line Driver operates from ±5V dual supplies. Proper bypassing capacitor ensures stability while driving large capacitive loads. The Line Driver requires a minimum of a 0.1uF bypass capacitor placed as close as possible to the V+ and V- pins. Transient Voltage Protection The DEI507X Line Driver requires external components to achieve immunity from surges such as those defined by DO160D Section 22, “Lightning Induced Transient Susceptibility”. Typical surge protection includes silicon Transient Voltage Suppressor (TVS) devices and may include part of the 37.5 Ohm output resistan ce as external resistors to limit the surge current. The 507X has a robust output stage which includes large driver devices and clamp diodes to the V+ and V- power rails as shown in Figure 2. It withstands surge currents of ±0.5A for 175us without damage when powered with ±5V supplies. At that surge current, the diodes clamp at ~1V above (below) the V+ ( V-) supply rail. ~350mA flows to the V- (V+) supply through the output amplifier, and ~150ma flows to the V+ (V-) supply through the clamp diode. The outputs may be damaged by surges greater than 1A / 175uS. At that current, the diodes clamp at ~1.8V above (below) the supply. Figure 2 Surge Protection Network The external lightning protection network should be designed to meet the specific requirements and constraints of the application equipment. The protection network should limit the OUTA/B pin surge current to the 0.5A / 175us maximum. The generalized circuit of Figure 2 represents several TVS protection network options:

• The on-chip Rout value is 7.5, 27.5, or 37.5 Ohms depending on the 5070 – 5072 part number
• Select the total output resistance, Rout + R1 + R2, = 37.5 Ohms to meet ARINC bus requirements o Select R1 = 20Ω, R2 = 10Ω, Rout = 7.5Ω to use low TVS surge current rating (small TVS devices) o Select R1 = 0Ω, Rout + R2 = 37.5Ω to use high TVS clamp voltage (20V + V+/-) o If the V+/V- supplies are un-powered or below operating voltage during the surge event, large currents may flow through the internal clamp diodes and damage the driver. If the application requires lightning immunity while un- powered, Select R1 = 0Ω, Rout + R2 = 37.5Ω, and select the TVS clamp voltage for <20V.
• Select TVS devices for the following o TVS Surge power/current rating must withstand the app lication requirements for Lightning Induced Transient Levels and Waveforms. Microsemi Corporation publishe s an application note specific to the DO160 lightning requirements, available at: http://www.microsemi.com/micnotes/126.pdf o Select low capacitance TVS devices to minimize the lo ad on the line driver. (Examples: Microsemi LC and HSMBJSA series TVS) This is a priority for Hi Sp eed ARINC applications wher e the low capacitance is important for optimum signal integrity and power consumption. Note that the maximum total capacitance on the ARINC bus is 30nF line to line. o Select the TVS clamp voltage at the lightning surge conditions such that the voltage/current into the 507X OUT pin is within the safe region.
• If R1 is used to limit the TVS surge current, the resistor must withstand the surge current and voltage. OUTPUT AMP Rout: 7.5, 27.5,

37.5 Ohms

Twisted Shielded Pair cable TVS R1 R2

© 2011 Device Engineering Inc Page 7 of 11 DS-MW-05070-01 Rev D 09/08/2011 Alternate protection methods may be appropriate in some applications.

• External clamp diodes to the supply rails may be used to shunt surge current to the supply rails rather than to Ground.
• PTC “resetable fuses” may be used for R1 to protect the driver and TVS from shorts to 28V aircraft power. Some general considerations related to Lightning Immunity:
• Analyze the TVS high current signal and ground return path to insure adequate surge current capability. The IR voltage and L*di/dt voltage in the ground return will add additional stress beyond the TVS clamp voltage.
• Observe suitable PCB design rules for traces subject to high voltage and high current surges.
• When possible, locate TVS devices close to the equipment connector to minimize the length of the surge voltage/current traces within the equipment.
• The shields of ARINC 429 data bus cables should be terminated to aircraft ground at all ends and at all bulkhead disconnects. Thermal Management Good thermal management is fundamental to Line Driver device reliability. It is par ticularly important in designs operating at the HI speed data rate (100KBS) with high capacitive loads as this produces maximum power dissipation. While the 507X device will function at a junction temperature (Tj) above 190°C, it is inappropriate to continuously operate the plastic packag e above 150°C. Like all microcircuits, long term reliability is improved with lower operating temperatures. The Line Driver’s operating Tj is dete rmined by internal power dissipation, package thermal resistance, and ambient temperature. The internal power dissipation (Pd) varies greatly with several variables:
• Data Rate – The Hi Speed (100kbs) rate produces maximum power dissipation
• Load – The maximum ARINC 429 load is 30nF||400 Ω line-to-line. Many applications only drive a fraction of the full load.
• Data Duty Cycle – ARINC bus activity, averaged over 10 se conds = Bits transmitted / total possible bits. Many applications are active <70%.
• Supply Voltage +V / -V supplies are ±5V
• Rout configuration – The power dissipated in the two 37.5 Ω output resistors is internal to the IC for the 5070 and external for the 5072. The internal power dissipation for 100kbs applications can be estimated from Figures 4- 7. Power dissipation for low speed operation (12.5kbs) is normally not an issue, so is not considered here. The curves in indicate power dissipation for various loads, supply voltage, and Rout configuration. It represents Pd for 100% Data Duty Cycle (DDC) at 100KBS with no word gap null times. Thus the indicated Pd values are considered maximum values and should be reduced to account for the Data Duty Cycle as follows:
• Estimate DDC = total bits transmitted in 10 sec period / 1,000,000 = 32 x total ARINC words transmitted in 10 sec period / 1,000,000
• Select an indicated Pd for the application supply voltage and load. This may involve estimating the Line Driver’s load and interpolating between the curves.
• Calculate adjusted Pd = DDC * (Pd - 0.1) + 0.1 (W) The operating junction temperature is calculated as follows: Tj = Ta + Pd*Θja where Tj = junction temperature (°C) Ta = Ambient temperature (°C) Pd = Internal power dissipation (W) Θja = IC package thermal resistance from junction to ambient (°C/W). Refer to package details.

© 2011 Device Engineering Inc Page 8 of 11 DS-MW-05070-01 Rev D 09/08/2011 The ARINC 429 Line Driver outputs may be subject to short ci rcuit conditions due to cable wiring errors or faults which typically occur during equipment test and aircraft installation environments. The common cases are one or both outputs shorted to Ground, or both outputs shorted together. These conditions may cause considerable internal power dissipation depending on the following:

• Data Duty Cycle – The line-to-line and line-to-Ground shorts cause little or no power dissipation when the outputs are in the Null state. However when the output is driving a HI/LO state, the short circuit current is limited by the 37.5 Ω Rout at about ~133mA. This is modulated by the ARINC waveform, producing an effective current of ~88mA* DDC. This current causes heating in the output amplifier and Rout resistor.
• Supply Voltage – A lower supply voltage results in lower Pd during short circuit conditions. The internal Pd for both outputs shorted while operating at 100% DDC is ~750mW with ±5V supplies, but is reduced to ~650mW with ±4.8V supplies. This is for 37.5Ω Rout configurations.
• Rout configuration – Each of the two 37.5Ω Rout resistors dissipates ~0.7W when shorted at 100% DDC. This power is dissipated in the external resistors for the 5072 parts, and internal to the IC for the 5070 parts. Thus the 5072 have a lower Tj and are more tolerant to short circuit conditions. The PCB design and layout is a significant factor in determining thermal resistance ( Θja) of the Line Driver IC package . Use maximum trace width on all power and signal connections at the IC. These traces serv e as heat spreaders which improve heat flow from the IC leads. The exposed heat sink pad of the SOIC package should be soldered to a heat-spreader land pattern on the PCB. The IC exposed pad is electrically isolated, so the PCB land may be at any potential; typically Ground for the best heat sink. Maximize the PCB land size by extending it beyond the IC outline if possible. A grid of thermal VIAs, which drop down and connect to the buried copper plane(s), should be pl aced under the heat-spreader land . A typical VIA grid is 12mil holes on a 50mil pitch. The barrel is plated to about 1.0 ounce copper. Use as many VIAs as space allows. VIAs should be plugged to prevent voids being formed between the exposed pad and PCB heat-spreader land due to solder escaping by the capillary effect. This can be avoided by tenting the VIAs with solder mask. Figure 3 Example of a Thermal VIA Land Pattern

© 2011 Device Engineering Inc Page 10 of 11 DS-MW-05070-01 Rev D 09/08/2011 PACKAGE DESCRIPTIONS Table 8 Package Characteristics

8 Lead EP SOIC

RESIST. θJC / θJA (ºC/W) JEDEC MOISTURE SENSITIVITY LEVEL & PEAK BODY TEMP LEAD FINISH MATERIAL / JEDEC Pb-Free CODE Pb Free DESIGNATION 8L EP SOIC 8 EP SOIC G (1) MSL 1 260ºC NiPdAu RoHS Compliant 38L 5X7 MLPQ 38 5X7 I MLPQ G (1) MSL 1 260ºC NiPdAu RoHS Compliant Notes: 1. θJA with the exposed pad soldered to a PCB land with thermal vias connected to an internal ground plane which is one of the 2 center layers on a 4 layer board .

© 2011 Device Engineering Inc Page 11 of 11 DS-MW-05070-01 Rev D 09/08/2011 38 Lead MLPQ 5.0 x 7.0 2.50 2.62

0.25 BSC

0.50 BSC

2.50 BSC

5.00 BSC

7.00 BSC

3.00 3.25 0.18 0.30 0.30 0.50

3.50 BSC

0.80 1.00

0.20 REF

5.00 5.25 1.50 1.62 Index Index Dimensions in mm

3.00 BSC

5.50 BSC

0.05 MAXSeating

ORDERING INFORMATION

Part Number Marking Package Output Resistor Temperature DEI5070-SES-G DEI5070 / ES 8 EP SOIC G 37.5 Ohm -55 / +85 ºC DEI5071-SES-G DEI5071 / ES 8 EP SOIC G 27.5 Ohm -55 / +85 ºC DEI5072-SES-G DEI5072 / ES 8 EP SOIC G 7.5 Ohm -55 / +85 ºC DEI5270-MES-G DEI5270 MES 38 5X7 I MLPQ G 7.5/27.5/37.5 Ohm -55 / +85 ºC DEI5070-SMS-G DEI5070 / MS 8 EP SOIC G 37.5 Ohm -55 / +125 ºC DEI5071-SMS-G DEI5071 / MS 8 EP SOIC G 27.5 Ohm -55 / +125 ºC DEI5072-SMS-G DEI5072 / MS 8 EP SOIC G 7.5 Ohm -55 / +125 ºC DEI5270-MMS-G DEI5270MMS 38 5X7 I MLPQ G 7.5/27.5/37.5 Ohm -55 / +125 ºC DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.