ACT85411-101T

ACT88411 QORVO | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 10

Technical content

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 1 of 10 www.qorvo.com © 2025 Qrvo US, Inc. – All Rights Reserved ACT85411 Datasheet Brief Please refer to the ACT885411 Product Page for more information. Click here for a link to request the full datasheet.

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 2 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved BENEFITS and FEATURES

• HIGH-PERFORMANCE POWER LOSS PROTECTION
• Wide Operating Input Range 2.7V to 14.4V.
• Withstanding 20V Max Input Voltage.
• Inrush Current Control to Soft-Start VBUS Output.
• Hot-plug Compatible.
• Programmable 10A Input Current Limit for eFuse.
• Adjustable Start-Up Slew Rate.
• Highly Configurable Power-Fail Detection.
• Power Loss Indicator “PLI” Signal.
• Discharge Input Option to Allow Discharge and Reset the PLP Function.
• Programmable up to 2.25MHz Buck Operating Frequency for Small Inductor Size.
• 8A Synchronous Buck With 100% Duty Cycle Operation During Supplement Mode.
• Programmable 5.5V to 31V Boost Storage Voltage.
• Seamless Transition from Input Supply to Storage Capacitor Backup Power.
• Compatible with Many Types of Storage Caps: Super Caps, Electrolytic, Tantalum, POSCAP etc.
• Autonomous Health Monitoring Function.
• Early Storage Capacitor Failure Detection.
• Storage Capacitance Measurement (Capacity).
• PG_STR - Storage Okay Status Indicator.
• eFuse, Boost, and Buck UV/OV/OC Protection.
• HIGH EFFICIENCY, FULLY SYNCHRONOUS BUCK REGULATORS
• 2 High Voltage DC-DC Buck Converters.
• Integrated Synchronous Power Stage.
• High Efficiency Up to 96%.
• Optimized Single Stage Conversion from Vin = 12V.
• Wide Configurable Output Range, 0.6V – 5.26V.
• Excellent Dynamic Response.
• Proprietary COT Control Algorithm.
• Small Inductor Sizes.
• 500 kHz – 2.0MHz Configurable Fsw Range.
• Near Constant Switching Frequency Operation.
• Output Currents Up to 12A.
• Sensorless Over Current Protection (OCP).
• Output UV and OV Detection.
• Optimized for Ceramic Output Capacitors.
• HIGH EFFICIENCY, FULLY SYNCHRONOUS BUCK-BOOST REGULATOR
• 1 High Voltage DC-DC Buck-Boost Converter.
• Integrated Synchronous Power Stage with Full H- Bridge Control.
• High Efficiency Up to 96%.
• Wide Configurable Output Range, 9.6V – 15.95V.
• Up to 1A DC Output Current with 12V Output, 12V Input Voltage and 600mA Output with 3.3V Input Voltage.
• Sensorless Over Current Protection (OCP).
• Output UV and OV Detection.
• Optimized for Ceramic Output Capacitors.
• 1125 or 562 kHz Configurable Switching Frequency.
• LDO
• Programmable Output Voltage.
• Configurable Input Power Source – VCC/VAUX.
• Automatic Switch Over to VCC Power when VAUX is not available.
• 200mA Output Current Capability.
• SYSTEM CONTROL AND INTERFACE
• Dedicated Power Loss Indicator (PLI) Pin.
• Dedicated EN/DISCHG Input to Control PLP.
• 6 Programmable General Purpose I/Os.
• I2C Serial Interface with Password Protection.
• ADC Monitoring of Critical Signals.
• Independent On & Off Sequencing Control.
• Reset/Power Good Output.
• Configurable Rails On/Off through I2C/GPIO.
• Input Current (Power), UV, and OV Monitoring.
• Configurable Interrupt Function to Inform Host of Faults/Status Change.
• Thermal Alert and Protection.
• GPIO Control to Power External NTC for ADC Reading of External Temperature.
• External Current Sensing with ADC Read- out.
• OTHER SYSTEM FUNCTIONS
• Versatile GPIO Functions.
• I2C Watchdog Supervision.
• Interrupt Function.
• I2C Safety Bits to Enhance Immunity against Spurious I2C Transactions.
• Thermally Enhanced 6mm X 6mm FCQFN Package.

APPLICATIONS

• Solid State Drives
• Industrial Applications
• Backup Power
• Hot Plug / Hot Swap Devices TYPICAL APPLICATION DIAGRAM

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 3 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved eFuse & Inrush Control VIN (2.7~14.4V) VBUS Blocking FET CSYS eFuse FETS Ext DC-DC Step Down Regulator 1 Step Down Regulator 2 VFB2, 10A (12A Peak) – 5.2V VFB1, 10A (12A Peak) – 5.2V BUCK / BOOST CONTROLLER ADC + Monitors Storage Caps 5~31V (2.7~14.4V) MASTER + GPIOS GPIO1 GPIO2 VCC5 VCC 5.0VGPIO3 GPIO4 GPIO5 GPIO6 Buck-Boost VBBST (Up to 1A) – 16V SCL SDA LDO – 3.6V 200mA 3.3V AUX PLI PG_STR EN/nDISCHG VSTR PGND SWPLP VSPL ACT85411 GPIO EN ISNS ISNS+/GPIO4 ISNS-/GPIO3 VSNSEXT ISNS VSNSINT Vref REG VREGNTC/ (GPIO1) FB VSNSINT/EXT VIN VSTR VBUS TJN_INT VFB1 VREGNTC/GPIO1 VNTC /GPIO2 Figure 1: ACT85411 Block Diagram

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 4 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved FUNCTIONAL BLOCK DIAGRAM VIN ACT85411 FET Controller Buck1 ControllerVref COUT10.47-1µ H VFB1 PGND1 SW1 VBUS VFB1 Buck2 ControllerVref COUT20.47-1µ H VFB2 SW2 VBUS VFB2 VCC5 RegulatorVref CVCC5 10µ H VCC SW5 VBUS (AVIN) VCC PGND2 PGND34 COUT AGND VBOOT1 VBUS eFuse FETS VBOOT2 Main Controller + Health Monitor Digital Core ADC SDA SCL GPIO2 GPIO1 Buck / Boost Controller Vref CSTR 1.5µ H PGND_PLP SWPLP HSB STR STR CBLK RCO MP VSPL Blocking FET CB3 COMP GPIO4 GPIO3 GPIO6 GPIO5 Buck-Boost ControllerVref 4.7µ H SW4 SW3 VBUS VBBST PGND34 VBOOT3 VBOOT4 COUTBB VBBST 3x22µ F 3x22µ F 10µ F 10µ F 10µ F 10µF 10µ F 10nF 10nF 10nF 10nF PG_STR PLI EN/nDISCHG CCOMP LDO VLDO VAUX (3.3V) VCC5 Vref FB CIN 0.1µ F 22µ F 10µ F VGATE SNSAMP VSNINT VCC5 REG Vref FB VREGNTC (GPIO1) VCC5 SNSAMPVSNEXT VCC5 ISNS+ (GPIO4) ISNS- (GPIO3) VSNSINT / VSNSEXT VIN STR VBUS TJN_INT VFB1 VREGNTC/GPIO1 VNTC/GPIO2 Figure 2: ACT85411 Functional Block Diagram

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 5 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved VIN ACT85411 FET Controller Buck1 ControllerVref COUT10.47-1µ H VFB1 PGND1 SW1 VBUS VFB1 Buck2 ControllerVref COUT20.47-1µ H VFB2 SW2 VBUS VFB2 VCC5 RegulatorVref CVCC5 10µ H VCC SW5 VBUS (AVIN) VCC PGND2 PGND34 COUT AGND VBOOT1 VBUS eFuse FETS VBOOT2 Main Controller + Health Monitor Digital Core ADC SDA SCL GPIO2 / VNTC GPIO1/VREGNTC1 Buck / Boost Controller Vref CSTR 1.5µ H PGND_PLP SWPLP HSB STR STR CBLK RCO MP VSPL Blocking FET CB3 COMP GPIO4 / ISNS- GPIO3 / ISNS+ GPIO6 GPIO5 VGATE Buck-Boost ControllerVref 4.7µ H SW4 SW3 VBUS VBBST PGND34 VBOOT3 VBOOT4 COUTBB VBBST 3x22µ F 3x22µ F 10µ F 10µ F 10µ F 10µF 10µ F 10nF 10nF 10nF 10nF PG_STR PLI EN/nDISCHG CCOMP LDO VLDO VAUX (3.3V) VCC5 Vref FB CIN 0.1µ F 22µ F 10µ F RZTC RNTC RSNS ISNS+ ISNS- VSNSINT / VSNSEXT VIN STR VBUS TJN_INT VFB1 VREGNTC/GPIO1 VNTC/GPIO2 REG Vref FB VREGNTC (GPIO1) VCC5 SNSAMPVSNEXT VCC5 ISNS+ (GPIO4) ISNS- (GPIO3) SNSAMP VSNINT VCC5 Figure 2b: ACT85411 Functional Block Diagram with Alternate GPIO Function (Optional Functions)

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 6 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved

ORDERING INFORMATION

PART NUMBER VIN VSTR VOUT1 VOUT2 VBBST VLDO VSUPPL VHL- THCHK VIN_UV1 VIN_UV2 TDETUV1 TDETUV2 ACT 85411 -xxx T CMI Option Product Number Tape and Reel Note 1: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity required. Note 2: “xxx” represents the CMI (Code Matrix Index) version. The CMI identifies the IC’s default register settings and configuration. Note 3: “T” represents the tape and reel option.

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 7 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved SW1 SW1 SW1 VBUS VBOOT1 VFB1 GPIO1 VFB2 VBOOT2 VBUS SW2 SW2 SW2 PG_STR SS PLI EN/nDISCHG VIN GPIO3 GPIO4 SDA SCL VBUS (VBBIN) VBOOT3 SW3 PGND34 VIN VIN COMP VBUS VSPL GPIO5 PGND_PLP SW_PLP STR HSB GPIO2 PGND1 PGND1 PGND34 VBOOT4 VBUS (AVIN) VBBST SW4 SW5 AGND VCC VAUX VLDO GPIO6 PGND2 PGND2 EXPOSED PAD VIN VIN VSPL PGND_PLP SW_PLP STR SW1 SW2 VBBST VBUS SW5 VBUS AGND 14 15 16 17 18 19 20 21 22 23 24 25 26 52 51 50 49 48 47 46 45 44 43 42 41 40 57 58 6768 ACT85411 VCC VAUX 60 SW3 VBUS69 VLDO 59 Figure 3: Pin Configuration – Top View (pins facing down). 6mmx6mm - 52 QFN

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 8 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved PIN DESCRIPTIONS PIN NAME DESCRIPTION 1, 2, 48, 66, 67, 68 VIN Power Supply Input to the eFuse. Connect a 0.1µF capacitor between VIN and PGND close to the IC. 3 COMP Compensation input pin for the PLP Buck converter (active in supplement mode). 69, 70 VBUS Output for bypass mode, in-rush, and eFuse functionality. VBUS is also the input voltage bus for the downstream regulators. 5 VSPL Supplement buck circuit output pin (Boost input pin). It is isolated from VBUS by the internal blocking FET.

6 GPIO5 GPIO5 Pin

7, 54 PGND_PLP PLP Power Ground. Connect to large ground plane on PCB. 8, 55 SW_PLP Power loss protection Buck/Boost switching node. Place an inductor between VSPL & SW_PLP. 9, 56 STR Storage capacitor input/output. Connect the storage capacitors to STR. (Minimum 100µF). 10 HSB High side bootstrap pin. Connect a 47nF capacitor between HSB & SW_PLP pins.

11 GPIO2 GPIO2 Pin

12, 13 PGND1 Buck1 power ground pin. Connect to large ground plane on PCB 14, 15, 16, 57 SW1 Switch pin for HV Buck1 regulator 18 VBOOT1 Bootstrap voltage for Buck1 regulator. Connect a 0.1µF capacitor between VBOOT1 and SW1 pins. 19 VFB1 Output and feedback pin for Buck1 regulator.

20 GPIO1 GPIO1 Pin

21 VFB2 Output and feedback pin for Buck2 regulator. 22 VBOOT2 Bootstrap voltage for Buck2 regulator. Connect a 0.1µF capacitor between VBOOT2 and SW2 pins. 24, 25, 26 58 SW2 Switch pin for HV Buck2 regulator. 27, 28 PGND2 Buck2 power ground pin. Connect to large ground plane on PCB

29 GPIO6 GPIO6 Pin

30, 59 VLDO LDO output pin. Place 2.2uF or larger ceramic between this pin and AGND. 31, 60 VAUX VAUX Input pin. This is used as input voltage to the LDO. 32, 61 VCC Output and feedback pin for VCC Buck regulator. Connect a 10µF capacitor between VCC and AGND. 33, 62 AGND Analog GND Pin. Connect to clean ground on the PCB. 34, 63 SW5 Switch pin for VCC Mini-Buck regulator. Connect an inductor between SW5 and VCC pins. 36, 65 VBBST Output and feedback pin for Buck-Boost regulator. Connect a 10µF capacitor between VBBST and PGND 37 SW4 Second Switch pin for Buck-Boost regulator. Connect an inductor between SW4 and SW3 pins. 38 VBOOT4 Second Bootstrap pin for Buck-Boost regulator. Connect a 0.1µF capacitor between VBOOT4 and SW4. 39, 40 PGND34 Power Ground connection for the Buck-Boost regulator and the mini-buck regulator. 41 SW3 Switch pin for Buck-Boost regulator. Connect an inductor between SW3 and SW4 pins. 42 VBOOT3 Bootstrap pin for Buck-Boost regulator. Connect a 0.1µF capacitor between VBOOT3 and SW3. 44 SCL I2C clock input. Needs an external pull up resistor. 45 SDA I2C data input /output pin. Needs an external pull up resistor.

46 GPIO4 GPIO4 Pin

47 GPIO3 GPIO3 Pin

49 EN /

Enable pin for the eFuse and PLP circuit. When EN = 0, the eFuse blocks output from the input and the supplement mode is turned on. The PLI output goes low when EN = 0 to indicate supplement mode. 50 PLI Power Loss Indicator, Open-Drain Output for VIN. PLI goes high when the eFuse is turned on and goes low when the IC enters supplement mode. PLI is referenced to AGND. 51 SS Soft Start Input. Place a capacitor from SS to VSS to control the eFuse startup voltage slew rate. 52 PG_STR Storage Okay Output Pin. The output of the health monitoring circuit indicates the health monitoring status and if the STR output voltage is okay (higher than the STR_OK threshold). Exposed Pad VBUS Tie to top layer VBUS plane. All VBUS pins should be directly connected to the exposed pad on the top layer.

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 9 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved PACKAGE DETAILS QFN-52 PACKAGE OUTLINE AND DIMENSIONS

Power Loss Protection with Power Management ACT85411 Datasheet Brief, Rev. A March 2025 10 of 10 www.qorvo.com © 2025 Qorvo US, Inc. – All Rights Reserved Product Compliance This part complies with RoHS directive 2011/65/EU as amended by (EU) 2015/863. This part also has the following attributes:

• Lead Free
• Halogen Free (Chlorine, Bromine)
• SVHC Free
• PFOS Free
• Antimony Free
• TBBP-A (C15H12Br402) Free Contact Information For the latest specifications, additional product information, worldwide sales and distribution locations: Web: www.qorvo.com Tel: 1-844-890-8163 Email: customer.support@qorvo.com For technical questions and application information: Email: appsupport@qorvo.com Important Notice The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical componen ts in medical, life-saving, or life -sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death. Copyright 2025 © Qorvo, Inc. | Qorvo®, Active-Semi®, Power Application Controller®, Solutions for Sustainability™, Micro Application Controller™, Multi -Mode Power Manager ™, Configurable Analog Front End ™ and Application Specific Power Drivers ™ are trademarks of Qorvo, Inc. ARM® is a registered trademark and Cortex™ is a trademark of ARM Limited. All referenced brands and trademarks are the property of their respective owners. Pb