A2381 MAT | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 3

Technical content

High Peak Current CMOS Fan Driver 042523 www.masteranalog.com Page 1 of 3 RD-30018 Rev 1.12 A2381 is a high peak current, wide operating voltage range and high sensitivity of dual phase all in one fan driver IC in DC fan market.  Absolute Maximum Ratings At (TA=25℃) Characteristics Values Unit Supply Voltage, (VDD) 24 V Output ”on” Current, (IO) 600(Average) mA 1200(Peak) mA Operating Temperature Range, (TA) -40 ~+125 ℃ Storage Temperature Range, (TS) -55 ~ +150 ℃ Package Power Dissipation, (PD) 550/650/780 mW  Functional Block Diagram REG Amp Control Logic Thermal shut-down VDD Do DoB VSS Hall Sensor Lock shutdownandAutomatic recovery FG RD  Electrical Specifications DC Operating Parameters: T A=+25℃, VDD=12V Parameters Test Conditions Min Typ Max Units Supply V oltage, (VDD) Operating 3.5 20.0 V Supply Current, (IDD) Operating 3.5 5.0 mA Output Saturation V oltage, (VDSON) IOUT=300mA 240 mV Output Rise Time, (TR) RL=1KΩ, CL =20pF 7 20 uS Output Fall Time, (TF) RL=1KΩ; CL =20pF 6 20 uS Locked Protection on, (TON) 0.25 0.40 0.55 S Locked Protection off, (TOFF) 2.4 S Electro-Static Discharge HBM 4 KV Operate Point, (BOP) I4/L6/D6 5 20 50 Gauss Release Point, (BRP) I4/L6/D6 -50 -20 -5 Gauss Hysteresis, (BHYS) |BOP - BRP| 40 Gauss ALL-IN-ONE DC Motor Drive IC Supply Voltage 2.5 ~ 20V BOP:20 Gauss BRP:-20 Gauss Output Open Drain Package SIP-4(I4) SOT-26L(L6) DFN2020-6(D6) Masteranalog

High Peak Current CMOS Fan Driver 042523 www.masteranalog.com Page 2 of 3 RD-30018 Rev 1.12  Package Dimension and Sensor Location (Top VieW) NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids. 3. Do not bend leads within 1 mm of lead to package interface. 4. PINOUT: Pin No. Pin Name Function

1 VDD Power Supply

2 Do Out1

3 DoB Out2

4 VSS Ground

(Top VieW) NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids. 3. Do not bend leads within 1 mm of lead to package interface. 4. PINOUT: Pin No. Pin Name Function

1 FG Frequency Generation

2 VSS Ground

4 Do Out1

5 VDD Power Supply

6 RD Revolution Detection

High Peak Current CMOS Fan Driver 042523 www.masteranalog.com Page 3 of 3 RD-30018 Rev 1.12 NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids 3. Lead thickness after solder plating will be 0.254mm maximum 4. PINOUT: Pin No. Pin Name Function

1 NC --

2 VDD Power Supply

3 Do Out1

4,7 VSS Ground

5 DoB Out2

6 FG/RD Frequency Generation/