A1186 MAT | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 3
Technical content
High Sensitivity Hall Effect Latch 050523 www.masteranalog.com Page 1 of 3 RD-30050 Rev 2.01 A1186 is a hall latch which has features as low current consumption, high sensitivity and wide operating voltage range. Absolute Maximum Ratings At (TA=25℃) Characteristics Values Unit Supply Voltage, (VDD) 28 V Output V oltage, (VOUT) 28 V Output Current, (ISINK) 50 mA Operating Temperature Range, (TA) -40 ~+125 ℃ Storage Temperature Range, (TS) -65 ~ +150 ℃ Package Power Dissipation, (PD) 606 / 230 mW Functional Block Diagram Voltage Regulator Amp VDD Out VSS Hall Sensor Hall Sensor Clock Electrical Specifications DC Operating Parameters： T A=+25℃, VDD=12V Parameters Test Conditions Min Typ Max Units Supply V oltage, (VDD) Operating 2.5 26.0 V Supply Current, (IDD) B<BOP 5.0 mA Output Saturation V oltage, (VDSON) IOUT =20mA, B>BOP 400.0 mV Output Leakage Current, (IOFF) IOFF B<BRP, VOUT = 12V 10.0 uA Output Switch Frequency, (FSW) 3 kHz Output Rise Time, (TR) RL=1KΩ, CL =20pF 0.45 uS Output Fall Time, (TF) RL=1KΩ; CL =20pF 0.45 uS Electro-Static Discharge HBM 4 KV Operate Point, (BOP) I3(S3) 5(-60) 60(-5) Gauss Release Point, (BRP) I3(S3) -60(5) -5(60) Gauss Hysteresis, (BHYS) |BOP - BRP| 60 Gauss DMOS Hall Effect Latch Supply Voltage 2.5 ~ 26V BOP：30 Gauss BRP：-30 Gauss Output Open Drain Package SIP-3(I3) SOT-23(S3) SIP-3L(I3-L) Masteranalog
High Sensitivity Hall Effect Latch 050523 www.masteranalog.com Page 2 of 3 RD-30050 Rev 2.01 Package Dimension and Sensor Location (Top VieW) NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids 3. Do not bend leads within 1 mm of lead to package interface. 4. PINOUT: Pin No. Pin Name Function
1 VDD Power Supply
2 VSS Ground
3 VOUT Output
(Top VieW) NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids 3. Lead thickness after solder plating will be 0.254mm maximum 4. PINOUT: Pin No. Pin Name Function
2 VOUT Output
3 VSS Ground
High Sensitivity Hall Effect Latch 050523 www.masteranalog.com Page 3 of 3 RD-30050 Rev 2.01 (Top VieW) NOTES: 1. Controlling dimension: mm 2. Leads must be free of flash and plating voids 3. Do not bend leads within 1 mm of lead to package interface. 4. PINOUT: Pin No. Pin Name Function