XC9101CA9AKR

Torex Semiconductor

PWM Controlled Step-Up DC/DC Controllers

Manufacturer: Torex Semiconductor

Document: 19 Pages / 299Kb

Request Quote Download Datasheet Read online HTML view

More from Torex Semiconductor Browse X parts

Online Datasheet

Read XC9101CA9AKR online.

XC9101 TOREX | Alldatasheet

Document overview

Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 19

Technical content

PWM Controlled Step-Up DC/DC Controllers Series 387 The XC9101 series are step-up multiple current and voltage feedback DC/DC controller ICs. Current sense, clock frequencies and amp feedback gain can all be externally regulated. A stable power supply is possible with output currents of up to 1.5A. With output voltage fixed internally, VOUT is selectable in 0.1V steps within a 2.5V - 16.0V range (± 2.5%). For output voltages outside this range, we recommend the FB version which has a 0.9V internal reference voltage. Using this version, the required output voltage can be set-up using 2 external resistors. Switching frequencies can also be set-up externally within a range of 100~600 kHz and therefore frequencies suited to your particular application can be selected. With the current sense function, peak currents (which flow through the driver transistor and the coil) can be controlled. Soft-start time can be adjusted using external resistor and capacitor. During shutdown (CE pin =L), consumption current can be reduced to as little as 0.5µA (TYP.) or less. ■General Description GStable Operations via Current & Voltage Multiple Feedback GUnlimited Options for Peripheral Selection GCurrent Protection Circuit GCeramic Capacitor Compatible GMobile, Cordless phones GPalm top computers, PDAs GPortable games GCameras, Digital cameras GLaptops ■Features ■Applications NInput Voltage Range :2.5V ~ 20V NOutput Voltage Range :2.5V ~ 16V (Fixed Voltage Type) :30V + (Adjustable Type) NOscillation Frequency Range :100kHz ~ 600kHz NOutput Current :up to 1.5A NCeramic Capacitor Compatible VIN=2.5V 4.2V 3.3V 100 100 1000 Output Current : IOUT (mA) Efficiency : EFFI (%) CLK 5

1 EXT

2 Isen

3 VIN

4 CE/SS

50mΩ22μH 220μF+10μF 150kΩ0.1μF 1μF 22KΩXP161A1355PR 180pF 470pF 94μF ■Typical Application Circuit ■Typical Performance Characteristic VOUT:5.0V FOSC:180kHz 04S_01XC9101/9102新規 02.09.12 14:37 ページ 387

■Pin Configuration ■Product Classification GOrdering Information EXT Isen VIN CE／SS CC／GAIN CLK VOUT／FB VSS MSOP-8A(TOP VIEW) ＸＣ９１０１DISIGNATOR SYMBOL Soft-start C VOUT (Fixed Voltage Type) D Number FB A Adjustable Frequency K R Embossed tape. Standard Feed Embossed tape. Reverse Feed L Output Voltage : For voltages above 10V, see below :10=A, 11=B, 12=C, 13=D, 14=E, 15=F, 16=He.g. VOUT=2.3V→w=2, e=3 VOUT=13.5V→w=D, e=5FB products→w=0, e=9 fixed Soft-start externally set-up Soft-start externally set-up VOUT/FB MSOP-8A qwerty q y t r we ■Pin Assignment PIN NUMBER PIN NAME FUNCTION EXT Driver Isen Current Sense VIN Power Input CE／SS CE/Soft Start CLK Clock Input CC／GAIN Phase Compensation VOUT／FB Voltage Sense VSS Ground ■Packaging Information GMSOP-8A 3.00±0.10 4.90±0.10 3.00±0.10 0.53±0.13 0～ 6ﾟ0.00～0.20 0.30 +0.08 -0.02 1.02 0.86 +0.11 -0.10 +0.20 -0.21 0.15 +0.08 -0.02 (0.65) 04S_01XC9101/9102新規 02.09.12 14:38 ページ 388

■Marking q Represents the product series w Represents product type, DC/DC converter e Represents integral number of output voltage, or FB type r Represents decimal number of output voltage t Represents oscillation frequency's control type DESIGNATOR PRODUCT NAME XC9101***AK* DESIGNATOR C PRODUCT NAME XC9101C**AK* D TYPE VOUT, CE PIN FB, CE PIN XC9101D09AK* PRODUCT NAME VOLTAGE（V）2. X XC9101C2*AK* 3. X XC9101C3*AK* 4. X XC9101C4*AK* 5. X XC9101C5*AK* 6. X XC9101C6*AK* 7. X XC9101C7*AK* 8. X XC9101C8*AK* 9. X XC9101C9*AK* FB products XC9101D09AK* A PRODUCT NAME XC9101CA*AK* B 10. X 11. X XC9101CB*AK* C 12. X XC9101CC*AK* D 13. X XC9101CD*AK* E 14. X XC9101CE*AK* F 15. X XC9101CF*AK* H 16. X XC9101CH*AK* DESIGNATOR PRODUCT NAME XC9101C*0AK* VOLTAGE（V）X. 0 X. 3 XC9101C*3AK* FB products XC9101D09AK* DESIGNATOR A PRODUCT NAME XC9101***AK* TYPE Adjustable Frequency DESIGNATOR DESIGNATOR VOLTAGE（V）MSOP-8A ①②③④⑤⑥04S_01XC9101/9102新規 02.09.12 14:38 ページ 389

■Absolute Maximum Ratings ■Block Diagram EXT ISEN VIN CE/SS VSS VOUT CC/GAIN CLK Ramp Wave,Internal CLKgenerator Chip Enable,Soft Start up,U.V.L.O. Verr PWM Ierr InternalVoltageRegulator EXT timmingcontrolllogic CurrentLimitProtection Limitter comp. Vref generator CE,UVLOto internalcircuit 0.9V Sampling MIX 2.0Vto internalcircuit PARAMETER EXT Pin VoltageIsen Pin VoltageVIN Pin VoltageCE/SS Pin VoltageCLK Pin VoltageCC/GAIN Pin VoltageVOUT/FB Pin VoltageEXT Pin CurrentContinuous Total Power DissipationOperating Ambient TemperatureStorage Temperature SYMBOL RATINGS UNITS －0.3～＋22 ＶVEXT VIsen VIN VCE VCLK VOUT/FB IEXT Tstg －0.3～VDD＋0.3 －0.3～＋22 －0.3～＋22 －0.3～VDD＋0.3 －0.3～＋22 ±100 －55～＋125 ＶＶＶＶＶmA Pd 150 mW Topr －40～＋85 ℃℃Ta=25℃VCC －0.3～VDD＋0.3 Ｖ04S_01XC9101/9102新規 02.09.12 14:38 ページ 390

■Electrical Characteristics XC9101C33AKR VIN = 2.5V unless specified*1 : EFFI = {[(Output Voltage) × (Output Current)] ÷ [(Input Voltage) × (Input Current)]} × 100*2 : The capacity range of the capacitor used to set the external CLK frequency is 150 ~ 220pF Ta=25℃SYMBOL CONDITIONS MIN. TYP. MAX. UNITS VINmax VOUT VINmin IDD1 ISTB FOSC ΔFOSC ΔVIN･FOSC ΔFOSC ΔTopr･FOSC MAXDTY MINDTY ILIM IISEN ICEH ICEL VCEH VIN=2.5V VOUT=CE=Set Output Voltage×0.95V VIN=2.5V, CE=VINVOUT=Set Output Voltage×1.05V VIN=2.5V, CE=VOUT=VSS RT=10.0kΩ, CT=220pF VIN=2.5V～20V Topr=－40～+85℃VIN=2.5V IOUT=300mA VOUT=Set Voltage×0.95V VOUT=Set Voltage×1.05V VIN pin voltage－ISEN pin voltage VIN=2.5V, ISEN=2.5V CE=VIN=2.5V, VOUT=0V CE=0V, VIN=2.5V, VOUT=0V Existence of CLK Oscillation, VOUT=0V, CE : Voltage applied Disappearance of CLK Oscillation, VOUT=0V, CE : Voltage applied EXT=VIN－0.4V, CE=VIN=2.5VVOUT=Set voltage×0.95V EXT=0.4V, CE=VIN=2.5V VOUT=Set voltage×1.05 Connect CSS and RSS, CE : 0V→2.5V 3.218 －280 4.5 －0.1 －0.1 0.6 3.300 －－150 9085 0.5330±5 ±5150 003.382 －2.5 255 176 2.0 380 220 0.1 0.1 V V V μA μA μA kHz mV μA μA μA V VCEL 0.2 V REXTH 3158 ΩREXTL 2745 ΩEFFI 88% TSS ms RCCGAIN 400kΩCIRCUITS q q q w w w e e e r r y y t t t t r r q q u IDD2 PARAMETER Maximum Operating VoltageMinimum Operating VoltageSupply Current 1Stand-by CurrentFrequency TemperatureFluctuationMaximum Duty CycleOutput VoltageCLK Oscillation FrequencyFrequency Input StabilityCurrent Limiter VoltageISEN Current CE "High" CurrentCE "Low" CurrentCE "High" Voltage CE "Low" VoltageEXT "High" ONResistance EXT "Low" ONResistance Efficiency *1 Soft-Start Time CC/GAIN PinOutput Impedance Supply Current 2Minimum Duty Cycle04S_01XC9101/9102新規 02.09.12 14:38 ページ 391

VIN = 3.0V unless specified *1 : EFFI = {[(Output Voltage) × (Output Current)] ÷ [(Input Voltage) × (Input Current)]} × 100 *2 : The capacity range of the capacitor used to set the external CLK frequency is 150 ~ 220pF Ta=25℃SYMBOL CONDITIONS UNITS VINmax VOUT VINmin IDD1 ISTB FOSC ΔFOSC ΔVIN･FOSC ΔFOSC ΔTopr･FOSC MAXDTY MINDTY ILIM IISEN ICEH ICEL VCEH VIN=3.0V VOUT=CE=Set Output Voltage×0.95V VIN=3.0V, CE=VINVOUT=Set Output Voltage×1.05V VIN=3.0V, CE=VOUT=VSS RT=10.0kΩ, CT=220pF VIN=2.5V～20V Topr=－40～+85℃VIN=3.0V IOUT=300mA VOUT=Set Voltage×0.95V VOUT=Set Voltage×1.05V VIN pin voltage－ISEN pin voltage VIN=3.0V, ISEN=3.0V CE=VIN=3.0V, VOUT=0V CE=0V, VIN=3.0V, VOUT=0V Existence of CLK Oscillation, VOUT=0V, CE : Voltage applied Disappearance of CLK Oscillation, VOUT=0V, CE : Voltage applied EXT=VIN－0.4V, CE=VIN=3.0VVOUT=Set voltage×0.95V EXT=0.4V, CE=VIN=3.0V VOUT=Set voltage×1.05V Connect CSS and RSS, CE : 0V→3.0V 4.875 －280 4.5 －0.1 －0.1 0.6 5.000 －－160 9085 0.5330±5 ±5150 005.125 －2.5 270 176 2.0 380 220 0.1 0.1 V V V μA μA μA kHz mV μA μA μA V VCEL 0.2 V REXTH 2751 ΩREXTL 2537 ΩEFFI 87% TSS 5ms RCCGAIN 400kΩCIRCUITS q q q w w w e e e r r y y t t t t r r q q u IDD2 MIN. TYP. MAX. PARAMETER Maximum Operating Voltage Minimum Operating Voltage Supply Current 1 Stand-by Current Frequency Temperature Fluctuation Maximum Duty Cycle Minimum Duty Cycle Output Voltage CLK Oscillation Frequency Frequency Input Stability Current Limiter Voltage ISEN Current CE "High" Current CE "Low" Current CE "High" Voltage CE "Low" Voltage EXT "High" ON Resistance EXT "Low" ON Resistance Efficiency *1 Soft-Start Time CC/GAIN Pin Output Impedance Supply Current 2 04S_01XC9101/9102新規 02.09.12 14:38 ページ 392

VIN = 2.5V unless specifiedExternal Components : RFB1=200kΩ, RFB2=100kΩ, CFB=82pF*1 : EFFI = {[(Output Voltage) × (Output Current)] ÷ [(Input Voltage) × (Input Current)]} × 100*2 : The capacity range of the capacitor used to set the external CLK frequency is 150 ~ 220pF Ta=25℃SYMBOL CONDITIONS UNITS VINmax VOUT VINmin IDD1 ISTB FOSC ΔFOSC ΔVIN･FOSC ΔFOSC ΔTopr･FOSC MAXDTY MINDTY ILIM IISEN ICEH ICEL VCEH VIN=2.5V, VIN=CE, FB=0.9×0.95V VIN=2.5V, CE=VIN, VOUT=0.9×1.05V VIN=2.5V, CE=FB=VSS RT=10.0kΩ, CT=220pF VIN=2.5V～20V Topr=－40～+85℃VIN=2.5V IOUT=300mA VOUT=0.9×0.95V VOUT=0.9×1.05V VIN pin voltage－ISEN pin voltage VIN=2.5V, ISEN=2.5V CE=VIN=2.5V, FB=0V CE=0V, VIN=2.5V, FB=0V Existence of CLK Oscillation,VOUT=0V, CE : Voltage applied 0.8775 －280 4.5 －0.1 －0.1 0.6 0.9 －－150 900.5330±5 ±585 150 000.9225 －2.5 255 176 2.0 380 220 0.1 0.1 V V V μA μA μA kHz mV μA μA μA V VCEL 0.2 V REXTH 3158 ΩREXTL 2745 ΩEFFI 88% TSS ms RCCGAIN 400kΩCIRCUITS q q q w w w e e e r r y y t t t t r r q q u IDD2 MIN. TYP. MAX. PARAMETER Maximum Operating Voltage Minimum Operating Voltage Supply Current 1 Stand-by Current Frequency TemperatureFluctuation Maximum Duty Cycle Minimum Duty Cycle Output Voltage CLK Oscillation Frequency Frequency Input Stability Current Limiter Voltage ISEN CurrentCE "High" Current CE "Low" Current CE "High" Voltage CE "Low" Voltage EXT "High" ON Resistance EXT "Low" ON Resistance Efficiency *1 Soft-Start TimeCC/GAIN Pin Output Impedance Supply Current 2 04S_01XC9101/9102新規 02.09.12 14:38 ページ 393

■Typical Application Circuits XC9101C33AKR 3.3V 47μF(OS) +220μF(any) VSS VOUT CC/GAIN ～33kΩ180pF 470pF CLK 22μH EXT Isen VIN CE/SS 1μF SD 220μF 2.5V 20mΩNMOS 100kΩ0.1μF 5.0V 47μF(OS) +220μF(any) VSS VOUT CC/GAIN ～33kΩ180pF 470pF CLK 22μH EXT Isen VIN CE/SS 1μF SD 220μF 3.0V 20mΩNMOS 100kΩ0.1μF NMOS : XP161A1355PR Coil : 22µH(CR105 SUMIDA) Resistor : 20mΩfor Isen (NPR1 KOA), 33kΩ(trimmer) for CLK, 100kΩfor SS Capacitors : 180pF(ceramic) for CLK, 470pF(ceramic) for CC/GAIN, 0.1µF(ceramic) for SS,1µF(ceramic) for Bypass 47µF(OS)+220µF(any) for CL, 220µF(any) for CIN SD : U3FWJ44N (TOSHIBA) XC9101C50AKR NMOS : XP161A1355PR Coil : 22µH(CR105 SUMIDA) Resistor : 20mΩfor Isen (NPR1 KOA), 33kΩ(trimmer) for CLK, 100kΩfor SS Capacitors : 180pF(ceramic) for CLK, 470pF(ceramic) for CC/GAIN, 0.1µF(ceramic) for SS,1µF(ceramic) for Bypass 47µF(OS)+220µF(any) for CL, 220µF(any) for CIN SD : U3FWJ44N (TOSHIBA) 04S_01XC9101/9102新規 02.09.12 14:38 ページ 394

47μF(OS) +220μF(any) VSS FB CC/GAIN ～33kΩ180pF 470pF RFB1 RFB2 CFB CLK 22μH 1μF SD 220μF 10mΩNMOS 150kΩ0.1μF NMOS : XP161A11A1PR Coil : 22µH(CDRH127 SUMIDA) Resistor : 10mΩfor Isen (NPR1 KOA), 33kΩ(trimmer) for CLK, 150kΩfor SS Capacitors : 180pF(ceramic) for CLK, 470pF(ceramic) for CC/GAIN, 0.1µF(ceramic) for SS,1µF(ceramic) for Bypass 47µF(OS)+220µF(any) for CL, 220µF(any) for CIN SD : U5FWJ44N (TOSHIBA) VOUT : 16V RFB1 : 560kΩ RFB2 : 33kΩ CFB : 27pF VOUT : 20V RFB1 : 470kΩ RFB2 : 22kΩ CFB : 33pF 04S_01XC9101/9102新規 02.09.12 14:38 ページ 395

D CLK Q PWM/PFM switching signal CLK sync signal Limiter signal /RESET ■Operational Explanation Step-up DC/DC converter controllers of the XC9101 series carry out pulse width modulation (PWM) according to the multiple feedback signals of the output voltage and coil current. The internal circuits consist of different blocks that operate at VIN or the stabilized power (2.0 V) of the internal regulator. The output setting voltage of the type C controller and the FB pin voltage (Vref = 0.9 V) of type D controller have been adjusted and set by laser-trimming. <Clock> With regard to clock pulses, a capacitor and resistor connected to the CLK pin generate ramp waveforms whose top and bottom are 0.7V and 0.15V, respectively. The frequency can be set within a range of 100 to 600 kHz externally (refer to the "Functional Settings" section for further information). The clock pulses are processed to generate a signal used for synchronizing internal sequence circuits. <Verr amplifier> The Verr amplifier is designed to monitor the output voltage. A fraction of the voltage applied to internal resistors R1, R2 in the case of a type C controller, and the voltage at the FB pin in the case of a type D controller, are fed back and compared with the reference voltage. In response to feedback of a voltage lower than the reference voltage, the output voltage of the Verr amplifier increases. The output of the Verr amplifier enters the mixer via resistor (RVerr). This signal works as a pulse width control signal during PWM operations. By connecting an external capacitor and resistor through the CE/GAIN pin, it is possible to set the gain and frequency characteristics of Verr amplifier signals (refer to the "Functional Settings" section for further information). <Ierr amplifier> The Ierr amplifier monitors the coil current. The potential difference between the VIN and Isen pins is sampled at each switching operation. Then the potential difference is amplified or held, as necessary, and input to the mixer. The Ierr amplifier outputs a signal ensuring that the greater the potential difference between the VIN and Isen pins, the smaller the switching current. The gain and frequency characteristics of this amplifier are fixed internally. <Mixer and PWM> The mixer modulates the signal sent from Verr by the signal from Ierr. The modulated signal enters the PWM comparator for comparison with the sawtooth pulses generated at the CLK pin. If the signal is greater than the sawtooth waveforms, a signal is sent to the output circuit to turn on the external switch. <Current Limiter> The current flowing through the coil is monitored by the limiter comparator via the VIN and Isen pins. The limiter comparator outputs a signal when the potential difference between the VIN and Isen pins reaches about 150 mV or more. This signal is converted to a logic signal and handled as a DFF reset signal for the internal limiter circuit. When a reset signal is input, a signal is output immediately at the EXT pin to turn off the MOS switch. When the limiter comparator sends a signal to enable data acceptance, a signal to turn on the MOS switch is output at the next clock pulse. If at this time the potential difference between the VIN and Isen pins is large, operation is repeated to turn off the MOS switch again. DFF operates in synchronization with the clock signal of the CLK pin. <Soft Start> The soft start function is made available by attaching a capacitor and resistor to the CE/SS pin. The Vref voltage applied to the Verr amplifier is restricted by the start-up voltage of the CE/SS pin. This ensures that the Verr amplifier operates with its two inputs in balance, thereby preventing the ON-TIME signal from becoming stronger than necessary. Consequently, soft start time needs to be set sufficiently longer than the time set to CLK. The start-up time of the CE/SS pin equals the time set for soft start (refer to the "Functional Settings" section for further information). The soft start function operates when the voltage at the CE/SS pin is between 0V to 1.55V. If the voltage at the CE/SS pin doesn't start from 0V but from a mid level voltage when the power is switched on, the soft start function will become ineffective and the possibilities of large rush currents and ripple voltages occuring will be increased. 04S_01XC9101/9102新規 02.09.12 14:38 ページ 396

Soft Start CE and soft start (SS) functions are commonly assigned to the CE/SS pin. The soft start function is effective until the voltage at the CE pin reaches approximately 1.55 V rising from 0 V. Soft start time is approximated by the equation below according to values of Vcont, Rss, and Css. T = -Css × Rss × ln((Vcont - 1.55)/Vcont) Set the soft start time to a value sufficiently longer than the period of a clock pulse. > Circuit example 1: N-ch open drain > Circuit example 2: CMOS logic (low current dissipation) > Circuit example 3: CMOS logic (low current dissipation), quick off CE/SS pin [Inside the IC] Vcont Css CE,UVLO VrefcircuitTo Verr amplifier Rss CE/SS pin [Inside the IC] Css Rss ON/OFF signal Vcont CE/SS pin [Inside the IC] Css Rss ON/OFF signal Vcont CE/SS pin [Inside the IC] Css Rss ON/OFF signal Vcont XC9101 Series 397 04S_01XC9101/9102新規 02.09.12 14:38 ページ 397

Oscillation Frequency The oscillation frequency of the internal clock generator is approximated by the following equation according to the values of the capacitor and resistor attached to the CLK pin. To stablize the IC's operation, set the oscillation frequency within a range of 100kHz to 600kHz. Select a value for Cclk within a range of 150pF to 220pF and fix the frequency based on the value for Rclk. f = 1/(-Cclk × Rclk × ln0.26) Example: When Cclk = 220 pF and Rclk = 10 kΩ, f = 1/(-220e-12 × 10e3 × ln(0.26)) = 337.43 kHz. 3. Gain and Frequency Characteristics of the Verr Amplifier The gain at output and frequency characteristics of the Verr amplifier are adjusted by the values of the capacitor and resistor attached to the CC/GAIN pin. It is generally recommended to attach a CC of 220 to 1,000 pF without RGAIN. The greater the CC value, the more stable the phase and the slower the transient response. When using the IC with RGAIN connected, it should be noted that if the RGAIN resistance value is too high, abnormal oscillation may occur during transient response time. The size of RGAIN should be carefully evaluated before connection. 4. Current Limit The current limit value is approximated by the following equation according to resistor RSEN inserted between the VIN and Isen pins. Double function, current FB input and current limiting, is assigned to the Isen pin. The current limiting value is approximated by the following equation according to the value for RSEN. Ilpeak_limit = 0.15/Rsen Example: When RSEN = 100 mΩ, Ilpeak_limit = 0.15/0.1 = 1.5 A The inside error ampliphier sends feedback signal when the voltage occurs at RSEN resisitors because of the flow of coil current in order to phase compensate. The more the RSEN value becomes larger, the more the error signal becomes bigger, and it could lead to an intermittent oscillation. Please be careful if there is a problem with the application. When the regular operation, the voltage which occurs between RSEN resistors because of coil peak should be set lower than the current limit voltage of 90mV (min.). For more details, please refer the notes on the external components. CLK pin [Inside the IC] Rclk CLK Generater Cclk [Inside the IC] Verr CC/GAIN pin RGAIN CC VOUT/FB Vref RVerr [Inside the IC] Rsen VIN pin Isen pin Limiter signal Comparator with150ｍV offset 04S_01XC9101/9102新規 02.09.12 14:38 ページ 398

FB Voltage and Cfb With regard to the XC9101D series, the output voltage is set by attaching externally divided resistors. The output voltage is determined by the equation shown below according to the values of Rfb1 and Rfb2. In general, the sum of Rfb1 and Rfb2 should be 1 MEG Ωor less. VOUT = 0.9 × (Rfb1 + Rfb2)/Rfb2 The value of Cfb (phase compensation capacitor) is approximated by the following equation according to the values of Rfb1 and fzfb. The value of fzfb should be 10 kHz, as a general rule. Cfb = 1/(2 × π × Rfb1 × fzfb) Example: When Rfb1 = 455 kΩand Rfb2 = 100 kΩ: VOUT = 0.9 × (455 k + 100 k)/100 k = 4.995 V : Cfb = 1/(2 × π × 455 k × 10 k) = 34.98 pF [Inside the IC] FB pin Rfb1 Rfb2 Verr amplifier 0.9V Cfb Output voltage Verr ■Directions for use GApplication Notes 1. The XC9101 series are designed for use with an output ceramic capacitor. If, however, the potential difference between input and output is too large, a ceramic capacitor may fail to absorb the resulting high switching energy and oscillation could occur on the output side. If the input-output potential difference is large, connect an electrolytic capacitor in parallel to compensate for insufficient capacitance. The EXT pin of the XC9101 series is designed to minimize the through current that occurs in the internal circuitry. However, the gate drive of external PMOS has a low impedance for the sake of speed. Therefore, if the input voltage is high and the bypass capacitor is attached away from the IC, the charge/discharge current to the external PMOS may lead to unstable operations due to switching operation of the EXT pin. As a solution to this problem, place the bypass capacitor as close to the IC as possible, so that voltage variations at the VIN and VSS pins caused by switching are minimized. If this is not effective, insert a resistor of several to several tens of ohms between the EXT pin and PMOS gate. Remember that the insertion of a resistor slows down the switching speed and may result in reduced efficiency. A PNP transistor can be used in place of PMOS. If using a PNP transistor, insert a resistor (Rb) and capacitor (Cb) between the EXT pin and the base of the PNP transistor in order to limit the base current without slowing the switching speed. Adjust Rb in a range of 500 Ωto 1 kΩaccording to the load and hFE of the transistor. Use a ceramic capacitor for Cb, complying with Cb ≤1/(2 × π × Rb × Fosc × 0.7), as a rule. Although the C_CLK connection capacitance range is from 150 ~ 220pF, the most suitable value for maximum stability is around 180pF. [Inside the IC] VIN EXT pin Rb Cb 04S_01XC9101/9102新規 02.09.12 14:38 ページ 399

GRecommended Pattern Layout q In order to stablize VDD's voltage level, we recommend that a by-pass capacitor (CDD) be connected as close as possible to the VIN & VSS pins. w In order to stablize the GND voltage level which can fluctuate as a result of switching, we suggest that C_CLK's, R_CLK's & C_GAIN's GND be separated from Power GND and connected as close as possible to the VSS pin (by-pass capacitor, CDD). Please use a multi layer board and check the wiring carefully. Pattern Layout Examples XC9101D Series

2 Layer Evaluation Board

C_GAIN R_CLK C_CLK CDD L N-MOS RSEN SD VIN CIN C_SS R_SS Through Hole R_CLK, C_CLK, C_GAIN, RFB2 GND 04S_01XC9101/9102新規 02.09.12 14:38 ページ 400

Ensure that the absolute maximum ratings of the external components and the XC9101 DC/DC IC itself are not exceeded. We recommend that sufficient counter measures are put in place to eliminate the heat that may be generated by the external N-MOSFET as a result of switching losses. Try to use a N-MOSFET with as small a gate capacitance as possible in order to avoid overly large output spike voltages that may occur (such spikes occur in proportion to gate capacitance). The performance of the XC9101 DC/DC converter is greatly influenced by not only its own characteristics, but also by those of the external components it is used with. We recommend that you refer to the specifications of each component to be used and take sufficient care when selecting components. Wire external components as close to the IC as possible and use thick, short connecting wires to reduce wiring impedance. In particular, minimize the distance between the by-pass capacitor and the IC. Make sure that the GND wiring is as strong as possible as variations in ground potential caused by ground current at the time of switching may result in unstable operation of the IC. Specifically, strengthen the ground wiring in the proximity of the VSS pin. Power GND IC GND VDD Line RFB1 CL RFB2 CFB CDD L N-MOS SD VIN CIN C_SS R_SS RSEN C_GAIN C_CLK R_CLK

1 Layer Evaluation Board

04S_01XC9101/9102新規 02.09.12 14:38 ページ 401

■Test Circuits 22μH 100mΩNMOS SD 1μF 0.1μF 220μF R_SS CLK 5 10KΩ220pF 470pF 20μF RL V XC9101C33A R_SS：104kΩ C-SS：0.1μFXC9101C50A R_SS：138kΩ C-SS：0.1μF ・Fig. q (VOUT Type) RL V 20μF 470pF RFB2 220pF 10KΩCFB RFB1 CLK 5 22μH 100mΩ R_SS 220μF 0.1μF 1μF ・Fig. q (FB Type) A 10KΩ220pF CLK 5 0.1μF VOUT/FB 7 ・Fig. w CLK 5 10KΩ220pF 0.1μF ・Fig. e OSC CLK 5 10KΩ220pF 0.1μF ・Fig. r CLK 5 10KΩ220pF 0.1μF A V V ・Fig. t CLK 5 10KΩ0.1μF V A 220pF ・Fig. y CLK 5 0.1μF 1MΩV ・Fig. u 04S_01XC9101/9102新規 02.09.12 14:38 ページ 402

■Typical Performance Characteristics XC9101D09AKR (1) OUTPUT VOLTAGE vs. OUTPUT CURRENT VOUT = 3.3V, FOSC : 180kHz 3.0 3.1 3.2 3.3 3.4 3.5 3.6 Output Voltage : VOUT (V) 100 1000 Output Current : IOUT（mA）VIN=2.5V 3.0V L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 5.0V, FOSC : 180kHz 4.7 4.8 4.9 5.0 5.1 5.2 5.3 Output Voltage : VOUT (V) 100 1000 Output Current : IOUT（mA）VIN=2.5V 3.3V 4.2V L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 8.0V, FOSC : 330kHz 7.7 7.8 7.9 8.0 8.1 8.2 8.3 Output Voltage : VOUT (V) 100 1000 Output Current : IOUT（mA）VIN=3.3V 5.0V L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 12.0V, FOSC : 330kHz 11.0 11.5 12.0 12.5 13.0 Output Voltage : VOUT (V) 100 1000 Output Current : IOUT（mA）VIN=5.0V 8.0V L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1265PR 04S_01XC9101/9102新規 02.09.12 14:38 ページ 403

VOUT = 3.3V, FOSC : 180kHz 100 1000 100 Efficiency : EFFI (%) Output Current : IOUT（mA）40 100 Efficiency : EFFI (%) Output Current : IOUT（mA）40 100 Efficiency : EFFI (%) Output Current : IOUT（mA）40 100 Efficiency : EFFI (%) Output Current : IOUT（mA）L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 5.0V, FOSC : 180kHz 100 1000 L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 8.0V, FOSC : 180kHz 100 1000 L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1355PR VOUT = 12.0V, FOSC : 180kHz 100 1000 L=22μH, CIN=220μF（Electrolytic）+10μF（Ceramic）CL=40μF（Ceramic）, RSEN=50mΩ, CDD=1μF（Ceramic）SD：U3FWJ44N, CGAIN=470pF（Ceramic）, Tr：XP161A1265PR VIN=2.5V 4.2V 3.3V 3.0V VIN=5.0V 8.0V VIN=3.3 5.0V VIN=2.5 (2) EFFICIENCY vs. OUTPUT CURRENT 04S_01XC9101/9102新規 02.09.12 14:38 ページ 404

(3) RIPPLE VOLTAGE vs. OUTPUT CURRENT 100 L=22μH,CIN=220μF(Electrolytic)+10μF(Ceramic)CL=40μF(Ceramic),RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1355PR VOUT = 3.3V, FOSC : 180kHz VOUT = 5.0V, FOSC : 180kHz VOUT = 8.0V, FOSC : 330kHz VOUT = 12.0V, FOSC : 330kHz VOUT = 3.3V, FOSC : 180kHz VOUT = 5.0V, FOSC : 180kHz 100 1 0 100 1000 1 0 100 1000 Output Current : IOUT (mA) Ripple Voltage : Vr (mVp-p)0 VIN=2.5V 3.0V 100 Ripple Voltage : Vr (mVp-p)L=22μH,CIN=220μF(Electrolytic)+10μF(Ceramic)CL=40μF(Ceramic),RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1355PR 100 Output Current : IOUT (mA) L=22μH,CIN=220μF(Electrolytic)+10μF(Ceramic)CL=40μF(Ceramic),RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1265PR 4.2V 3.3V VIN=2.5V Ripple Voltage : Vr (mVp-p) 1 0 100 1000 Output Current : IOUT (mA) 5.0V Ripple Voltage : Vr (mVp-p) 8.0V VIN=5.0V 1 0 100 1000 Output Current : IOUT (mA) 160 200 L=22μH,CL=94μF(Tantalum),CIN=94μF(Tantalum)RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1355PR 120 Ripple Voltage : Vr (mVp-p) 1 0 100 1000 Output Current : IOUT (mA) 160 200 Ripple Voltage : Vr (mVp-p) L=22μH,CL=94μF(Tantalum),CIN=94μF(Tantalum)RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1355PR 120 1 0 100 1000 Output Current : IOUT (mA) VIN=3.3V VIN=3.3V VIN=2.5V 3.0V 4.2V L=22μH,CIN=220μF(Electrolytic)+10μF(Ceramic)CL=40μF(Ceramic),RSEN=50mΩ,CDD=1μF(Ceramic)SD:U3FWJ44N,CGAIN=470pF(Ceramic),Tr:XP161A1355PR Note : If the difference between the input and output voltage is large or small, switching ON / OFF time will be shortened. As such, the external components used and their values ( inductance value of the coil, resistor connected to CLK, capacitor etc. ) may have a critical influence on the actual operation of the IC. 04S_01XC9101/9102新規 02.09.12 14:38 ページ 405

Product Information

XC9101CA9AKR specifications and overview.

Summary

PWM Controlled Step-Up DC/DC Controllers

Description

PWM Controlled Step-Up DC/DC Controllers

Source title XC9101CA9AKR Datasheet(PDF) - Torex Semiconductor

Related Parts

More parts from the same family.

Browse manufacturer