TN1112 LATTICE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
Figure 4. Test Setup
which stays in the threshold region for a long time, the noise will have more time to reverse the signal direction. that do not have the Schmitt trigger input, the bus-hold latch with an external resistor works in a similar manner. bate the noise or slow the signal. Refer to Figure 9 for discussion of the 'jump'. The voltage jump is 128mV at the output (Ch3) transition point. ). At this point, any noise spike is unlikely to go back beyond the threshold. Figure 9. Input Series Resistor and Hysteresis bus-hold latch, maximum input rise and fall times will extend to hundreds of nanoseconds to microseconds.
Lattice Semiconductor Lattice CPLD and FPGA Devices Technical Support Assistance Hotline: 1-800-LATTICE (North America) +1-503-268-8001 (Outside North America) e-mail: techsupport@latticesemi.com Internet: www .latticesemi.com
Revision History
Date Version Change Summary April 2006 01.0 Initial release. September 2006 01.1 Waveforms updated. Detailed explanation added.