S8205A

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 32

Technical content

www.sii-ic.com BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK © Seiko Instruments Inc., 2010-2015 Rev.1.6_01 Seiko Instruments Inc. 1 The S-8205A/B Series includes high-accuracy voltage detection circuits and delay circuits, in single use, makes it possible for users to monitor the status of 4-series or 5-series cell lithium-ion rechargeable battery. The S-8205A/B Series is suitable for protecting lithium-ion re chargeable battery pack from overcharge, overdischarge, and overcurrent.  Features

• High-accuracy voltage detection function for each cell Overcharge detection voltage n (n = 1 to 5) 3.55 V to 4.40 V *1 (50 mV step) Accuracy ±25 mV Overcharge release voltage n (n = 1 to 5) 3.30 V to 4.40 V *2 Accuracy ±50 mV Overdischarge detection voltage n (n = 1 to 5) 2.0 V to 3.2 V *1 (100 mV step) Accuracy ±80 mV Overdischarge release voltage n (n = 1 to 5) 2.0 V to 3.4 V *3 Accuracy ±100 mV
• Discharge overcurrent detection in 2-step Discharge overcurrent detection voltage 0.05 V to 0.30 V *4 (50 mV step) Accuracy ±15 mV Short circuit detection voltage 0.50 V to 1.0 V *4 (100 mV step) Accuracy ±100 mV
• Charge overcurrent detection Charge overcurrent detection voltage −0.30 V to −0.05 V (50 mV step) Accuracy ±30 mV
• Settable by external capacitor; Overcharge detection delay time, Overdischarge detection delay time, Discharge overcurrent detection delay time, Charge overcurrent detection delay time (Load short circuit detection delay time is internally fixed.)
• S-8205A Series: used for 4-series cell, S-8205B Series: used for 5-series cell
• Independent charging and discharge control by the control pins
• Power-down function "yes" / "no" is selectable.
• High-withstand voltage element Absolute maximum rating : 28 V
• Wide range of operation voltage 2 V to 24 V
• Wide range of operation temperature Ta = −40°C to +85°C
• Low current consumption During operation 40 μA max. (Ta = +25°C) During power-down 0.1 μA max. (Ta = +25°C)
• Lead-free (Sn 100%), halogen-free*5 *1. The overcharge detection voltage n (n = 1 to 5) and overdisc harge detection voltage (n = 1 to 5) are not selectable if the voltage difference between them is 0.6 V or less. *2. Overcharge hysteresis voltage n (n = 1 to 5) is sele ctable in 0 V, or in 0.1 V to 0.4 V in 50 mV step. (Overcharge hysteresis volt age = Overcharge detection voltage − Overcharge release voltage) *3. Overdischarge hysteresis voltage n (n = 1 to 5) is sele ctable in 0 V, or in 0.2 V to 0.7 V in 100 mV step. (Overdischarge hysteresis voltage = Overdischarge release voltage − Overdischarge detection voltage) *4. The discharge overcurrent detection voltage and load short ci rcuit detection voltage are not selectable if the voltage difference between them is 0.3 V or less. *5. Refer to "  Product Name Structure" for details.  Application
• Rechargeable lithium-ion battery pack  Package
• 16-Pin TSSOP

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 2  Block Diagram 1. S-8205A Series VM DO VINI Discharge overcurrent CTLC CTLD CCT Control circuit RVMD RVMS VDD VC1 VC2 VC3 VC4 Overcharge 1 Delay circuit Delay circuit Delay circuit Delay circuit Load short circuit Charge overcurrent VC5 CDT CO Delay circuit VSS CIT RCTLC RCTLD Overcharge 2 Overcharge 3 Overcharge 4 Over- discharge 1 Over- discharge 2 Over- discharge 3 Over- discharge 4 Remark Diodes in the figure are parasitic diodes. Figure 1

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 3 2. S-8205B Series VM DO VINI CTLC CTLD CCT RVMD RVMS VDD VC1 VC2 VC3 VC4 VC5 CDT CO VSS CIT RCTLC RCTLD Discharge overcurrent Control circuit Overcharge 1 Delay circuit Delay circuit Delay circuit Delay circuit Load short circuit Charge overcurrent Delay circuit Overcharge 2 Overcharge 3 Overcharge 4 Over- discharge 1 Over- discharge 2 Over- discharge 3 Over- discharge 4 Overcharge 5 Over- discharge 5 Remark Diodes in the figure are parasitic diodes. Figure 2

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 4  Product Name Structure 1. Product Name S-8205 x xx - TCT1 U Product series name A: 4-cell B: 5-cell Package abbreviation and IC packing specifications TCT1: 16-Pin TSSOP, Tape Serial code*2 Sequentially set from AA to ZZ Environmental code U: Lead-free (Sn 100%), halogen-free *1. Refer to the tape drawing. *2. Refer to "3. Product Name List". 2. Package Table 1 Package Drawing Code Package Name Dimension Tape Reel 16-Pin TSSOP FT016-A-P-SD FT016-A-C-SD FT016-A-R-S1

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 5 3. Product Name List Table 2 S-8205A Series (For 4-Series Cell) Product Name Overcharge Detection Voltage [VCU] Overcharge Release Voltage [VCL] Overdischarge Detection Voltage [VDL] Overdischarge Release Voltage [VDU] Discharge Overcurrent Detection Voltage [VDIOV] Load Short Circuit Detection Voltage [VSHORT] Charge Overcurrent Detection Voltage [VCIOV] 0 V Battery Charge Function Power- down Function Delay Time*1 *1. The delay time is set by the external capacitor. But the discharge overcurrent release delay time (t DIOVR) and charge overcurrent release delay time (t CIOVR) are calculated by discharge overcurrent detection delay time (t DIOV) and charge overcurrent detection delay time (t CIOV) as the following equations. 1 [ms] (typ.) is the internal delay time of the S-8205A Series. (1) tDIOVR = tDIOV × 10 + 1 [ms] (typ.), tCIOVR = tCIOV × 10 + 1 [ms] (typ.) (2) tDIOVR = tDIOV × 0.05 + 1 [ms] (typ.), tCIOVR = tCIOV × 0.05 + 1 [ms] (typ.) Moreover, refer to "8. Delay Time Setting" in " Operation" for calculational methods of delay times. Remark Please contact our sales office for products with detection voltage values other than those specified above. Table 3 S-8205B Series (For 5-Series Cell) Product Name Overcharge Detection Voltage [VCU] Overcharge Release Voltage [VCL] Overdischarge Detection Voltage [VDL] Overdischarge Release Voltage [VDU] Discharge Overcurrent Detection Voltage [VDIOV] Load Short Circuit Detection Voltage [VSHORT] Charge Overcurrent Detection Voltage [VCIOV] 0 V Battery Charge Function Power- down Function Delay Time*1 *1. The delay time is set by the external capacitor. But the discharge overcurrent release delay time (t DIOVR) and charge overcurrent release delay time (t CIOVR) are calculated by discharge overcurrent detection delay time (t DIOV) and charge overcurrent detection delay time (t CIOV) as the following equations. 1 [ms] (typ.) is the internal delay time of the S-8205B Series. (1) tDIOVR = tDIOV × 10 + 1 [ms] (typ.), tCIOVR = tCIOV × 10 + 1 [ms] (typ.) (2) tDIOVR = tDIOV × 0.05 + 1 [ms] (typ.), tCIOVR = tCIOV × 0.05 + 1 [ms] (typ.) Moreover, refer to "8. Delay Time Setting" in " Operation" for calculational methods of delay times. Remark Please contact our sales office for products with detection voltage values other than those specified above.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 6  Pin Configuration Figure 3 Table 4 Pin No. Symbol Description

1 VM Pin for voltage detection between VSS pin and VM pin

2 CO FET gate connection pin for charge control (Pch open-drain output)

Pin for voltage detection between VSS pin and CO pin

3 DO FET gate connection pin for discharge control FET (CMOS output)

4 VINI Pin for voltage detection between VSS pin and VINI pin

5 CTLC Control pin for charge FET

6 CTLD Control pin for discharge FET

7 CCT Capacitor connection pin for delay for overcharge detection voltage

8 CDT Capacitor connection pin for delay for overdischarge detection voltage

9 CIT Capacitor connection pin for delay for discharge overcurrent detection,

charge overcurrent detection

10 VSS Input pin for negative power supply,

Connection pin for battery 5's negative voltage

11 VC5 Connection pin for battery 4's negative voltage,

Connection pin for battery 5's positive voltage

12 VC4 Connection pin for battery 3's negative voltage,

Connection pin for battery 4's positive voltage

13 VC3 Connection pin for battery 2's negative voltage,

Connection pin for battery 3's positive voltage

14 VC2 Connection pin for battery 1's negative voltage,

Connection pin for battery 2's positive voltage

15 VC1 Connection pin for battery 1's positive voltage

16 VDD Input pin for positive power supply,

Connection pin for battery 1's positive voltage

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 7  Absolute Maximum Ratings Table 5 (Ta = +25°C unless otherwise specified) Item Symbol Applied Pin Abso lute Maximum Rating Unit Input voltage between VDD pin and VSS pin VDS VDD VSS − 0.3 to VSS + 28 V Input pin voltage 1 VIN1 VC1, VC2, VC3, VC4, VC5, CTLC, CTLD, CCT, CDT, CIT V SS − 0.3 to VDD + 0.3 V Input pin voltage 2 VIN2 VM, VINI VDD − 28 to VDD + 0.3 V DO pin output voltage VDO DO VSS − 0.3 to VDD + 0.3 V CO pin input and output voltage V CO CO VDD − 28 to VDD + 0.3 V Power dissipation PD − 1100*1 mW Operation ambient temperature T opr − −40 to +85 °C Storage temperature Tstg − −40 to +125 °C *1. When mounted on board [Mounted board] (1) Board size: 114.3 mm × 76.2 mm × t1.6 mm (2) Board name: JEDEC STANDARD51-7 Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions. 0 50 100 150 800 400 Power Dissipation (PD) [mW] Ambient Temperature (Ta) [°C] 1000 600 200 1200 Figure 4 Power Dissipation of Package (When Mounted on Board)

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 8  Electrical Characteristics Table 6 (1 / 2) (Ta = +25°C unless otherwise specified) Item Symbol Condition Min. Typ. Max. Unit Test Circuit Detection Voltage Overcharge detection voltage n (n = 1, 2, 3, 4, 5) VCUn V1 = V2 = V3 = V4 = V5*1 = VCU − 0.05 V VCU − 0.025 VCU VCU + 0.025 V 2 Overcharge release voltage n CLn − VCL − 0.05 VCL VCL + 0.05 V 2 Overdischarge detection voltage n DLn − VDL − 0.08 VDL VDL + 0.08 V 2 Overdischarge release voltage n DUn − VDU − 0.10 VDU VDU + 0.10 V 2 Discharge overcurrent detection voltage V DIOV − VDIOV − 0.015 VDIOV VDIOV + 0.015 V 2 Load short circuit detection voltage V SHORT − VSHORT − 0.10 VSHORT VSHORT + 0.10 V 2 Charge overcurrent detection voltage V CIOV − VCIOV − 0.03 VCIOV VCIOV + 0.03 V 2 Temperature coefficient 1*2 TCOE1 Ta = 0°C to 50°C*4 −1.0 0 1.0 mV/°C − Temperature coefficient 2*3 TCOE2 Ta = 0°C to 50°C*4 −0.5 0 0.5 mV/°C − Delay Time Function*5 CCT pin internal resistance RCCT V1 = 4.5 V, V2 = V3 = V4 = V5*1 = 3.5 V 6.15 8.31 10.2 MΩ 3 CDT pin internal resistance RCDT V1 = 1.5 V, V2 = V3 = V4 = V5 *1 = 3.5 V 615 831 1020 kΩ 3 CIT pin internal resistance RCIT − 123 166 204 kΩ 3 CCT pin detection voltage VCCT V1 = 4.5 V, V2 = V3 = V4 = V5 *1 = 3.5 V VDS × 0.68 VDS × 0.70 VDS × 0.72 V 3 CDT pin detection voltage VCDT V1 = 1.5 V, V2 = V3 = V4 = V5 *1 = 3.5 V VDS × 0.68 VDS × 0.70 VDS × 0.72 V 3 CIT pin detection voltage VCIT V6 = VDIOV + 0.015 V VDS × 0.68 VDS × 0.70 VDS × 0.72 V 3 Load short circuit detection delay time tSHORT − 100 300 600 μs 2 CTLC pin response time tCTLC − − − 2.5 ms 2 CTLD pin response time tCTLD − − − 2.5 ms 2

0 V Battery Charge Function

0 V battery charge starting charger

0CHA 0 V battery charge function "available" V1 = V2 = V3 = V4 = V5*1 = 0 V − 0.8 1.5 V 4

0 V battery charge inhibition battery

voltage V0INH 0 V battery charge function "unavailable" 0.4 0.7 1.1 V 2 Internal Resistance CTLC pin internal resistance R CTLC − 7 10 13 M Ω 5 CTLD pin internal resistance R CTLD − 7 10 13 M Ω 5 Resistance between VM pin and VDD pin *6 RVMD V1 = V2 = V3 = V4 = V5*1 = 1.8 V 450 900 1800 k Ω 5 Resistance between VM pin and VSS pin RVMS − 250 500 750 k Ω 5

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 9 Table 6 (2 / 2) (Ta = +25°C unless otherwise specified) Item Symbol Condition Min. Typ. Max. Unit Test Circuit Input Voltage Operation voltage between VDD pin and VSS pin *7 VDSOP Fixed output voltage of DO pin and CO pin 2 − 24 V − CTLC pin change voltage*7 VCTLC − 2.1 3.0 4.0 V 2 CTLD pin change voltage*7 VCTLD − 2.1 3.0 4.0 V 2 Input Current Current consumption during operation I OPE − − 20 40 μA 1 Current consumption during power-down*6 IPDN V1 = V2 = V3 = V4 = V5*1 = 1.5 V − − 0.1 μA 1 VC1 pin current IVC1 − 0 1.5 3.0 μA 5 VC2 pin current IVC2 − −1.0 0 1.0 μA 5 VC3 pin current IVC3 − −1.0 0 1.0 μA 5 VC4 pin current IVC4 − −1.0 0 1.0 μA 5 VC5 pin current IVC5 S-8205A Series −3.0 −1.5 0 μA 5 S-8205B Series −1.0 0 1.0 μA 5 Output Current CO pin source current ICOH V13 = 0.5 V 10 − − μA 5 CO pin leakage current ICOL S-8205A Series V1 = V2 = V3 = V4 = 6 V S-8205B Series V1 = V2 = V3 = V4 = V5 = 4.8 V − − 0.1 μA 5 DO pin source current IDOH V14 = 0.5 V 10 − − μA 5 DO pin sink current IDOL V15 = 0.5 V − − −10 μA 5 *1. Because S-8205A Series are the protection ICs for 4-series cell, there is no V5 for them. *2. Voltage temperature coefficient 1: Overcharge detection voltage *3. Voltage temperature coefficient 2: Discharge overcurrent detection voltage *4. Since products are not screened at high and low temperature, the specification for th is temperature range is guaranteed by design, not tested in production. *5. Refer to "  Operation" for details of delay time function. *6. For products with power-down function *7. The S-8205A/B Series does not operate detection if the operation voltage between VDD pin and VSS pin (V DSOP) is CTLC pin change voltage (VCTLC) or CTLD pin change voltage (VCTLD) or less.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 10  Test Circuit 1. Current Consumption during Operati on and Power-down (Test Circuit 1) Set S1 and S2 to OFF. 1. 1 Current Consumption during Operation (IOPE) Set V1 = V2 = V3 = V4 = 3.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series), S2 to ON. ISS is the current consumption during operation (IOPE) at that time. 1. 2 Current Consumption during Power-down (IPDN) (With power-down function) Set V1 = V2 = V3 = V4 = 1.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 1.5 V (S-8205B Series), S1 to ON. ISS is the current consumption during power-down (IPDN) at that time. 2. Overcharge Detection Voltage, Overcharge Release Voltage, Overdischarge Detection Voltage, Overdischarge Release Voltage, Discharge Overcurrent Detection Voltage, Load Short Circuit Detection Voltage, Charge Overcurrent Detection Voltage, CTLC Pin Change Voltage, CTLD Pin Change Voltage, Load Short Circuit Detection Delay Time, CTLC Pin Response Time, CTLD Pin Response Time (Test Circuit 2) Set S3 to OFF. Confirm both VCO and VDO are in "H" (its voltage level is VDS × 0.9 V or more) after setting V1 = V2 = V3 = V4 = 3.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series), V6 = V7 = V8 = 0 V (this status is referred to as initial status 1). 2. 1 Overcharge Detection Voltage (VCU1), Overcharge Release Voltage (VCL1) The overcharge detection voltage (V CU1) is V1 when the V CO is set to "L" (its voltage level is V DS × 0.1 V or less) after increasing V1 gradually after setting V1 = V2 = V3 = V4 = VCU − 0.05 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = V CU − 0.05 V (S-8205B Series) from the initial status 1. After that, decreasing V1 gradually, V1 is the overcharge release voltage (VCL1) when the VCO is set to "H" after setting V2 = V3 = V4 = 3.5 V (S-8205A Series), V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series). 2. 2 Overdischarge Detection Voltage (VDL1), Overdischarge Release Voltage (VDU1) The overdischarge detection voltage (VDL1) is V1 when the VDO is set to "L" after decreasing V1 gradually from the initial status 1. After that, increasing V1 gradually, V1 is the overdischarge release voltage (VDU1) when VDO is set to "H". By changing Vn (n = 2 to 4: S-8205A Series, n = 2 to 5: S-8205B Series), user s can define the overcharge detection voltage (V CUn), the overcharge release voltage (V CLn), the overdischarge detection voltage (V DLn), the overdischarge release voltage (VDUn) as well when n = 1. 2. 3 Discharge Overcurrent Detection Voltage (VDIOV) The discharge overcurrent detection voltage (VDIOV) is V6 when VDO is set to "L" after increasing V6 gradually from the initial status 1. 2. 4 Load Short Circuit Detection Voltage (VSHORT) The load short circuit detection voltage (V SHORT) is V6 when V DO is set to "L" after increasing V6 gradually after setting S3 to ON from the initial status 1. 2. 5 Charge Overcurrent Detection Voltage (VCIOV) The charge overcurrent detection voltage (V CIOV) is V6 when V CO is set to "L" after decr easing V6 gradually from the initial status 1. 2. 6 CTLC Pin Change Voltage (VCTLC) The CTLC pin change voltage (V CTLC) is V7 when V CO is set to "L" after increasing V7 gradually from the initial status 1. 2. 7 CTLD Pin Change Voltage (VCTLD) The CTLD pin change voltage (V CTLD) is V8 when V DO is set to "L" after increasing V8 gradually from the initial status 1.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 11 2. 8 Load Short Circuit Detection Delay Time (tSHORT) Load short circuit detection delay time (t SHORT) is a period in which V DO changes to "L" after changing V6 to 1.5 V instantaneously, after setting S3 to ON from the initial status 1. 2. 9 CTLC Pin Response Time (tCTLC) CTLC pin response time (t CTLC) is a period in which V CO changes to "L" after changing V7 = V DS instantaneously from the initial status 1. 2. 10 CTLD Pin Response Time (tCTLD) CTLD pin response time (t CTLD) is a period in which V DO changes to "L" after changing V8 = V DS instantaneously from the initial status 1. 3. CCT Pin Internal Resistance, CDT Pin Internal Resistance, CIT Pin Internal Resistance, CCT Pin Detection Voltage, CDT Pin Detection Voltage, CIT Pin Detection Voltage (Test Circuit 3) Confirm both VCO and VDO are in "H" after setting V1 = V2 = V3 = V4 = 3.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series), V6 = V9 = V10 = V11 = 0 V (this status is referred to as initial status 2). 3. 1 CCT Pin Internal Resistance (RCCT) The CCT pin internal resistance (R CCT) can be defined by R CCT = VDS / ICCT by using ICCT when setting V1 = 4.5 V from the initial status 2. 3. 2 CDT Pin Internal Resistance (RCDT) The CDT pin internal resistance (R CDT) can be defined by R CDT = VDS / ICDT by using ICDT when setting V1 = 1.5 V from the initial status 2. 3. 3 CIT Pin Internal Resistance (RCIT) The CIT pin internal resistance (R CIT) can be defined by R CIT = V DS / ICIT by using I CIT when setting V6 = V DIOV + 0.015 V from the initial status 2. 3. 4 CCT Pin Detection Voltage (VCCT) The CCT pin detection voltage (VCCT) is V9 when VCO is set to "L" after increasing V9 gradually, after setting V1 = 4.5 V from the initial status 2. 3. 5 CDT Pin Detection Voltage (VCDT) The CDT pin detection voltage (VCDT) is V10 when VDO is set to "L" after increasing V10 gradually, after setting V1 = 1.5 V from the initial status 2. 3. 6 CIT Pin Detection Voltage (VCIT) The CIT pin detection voltage (VCIT) is V11 when VDO is set to "L" after increasing V11 gradually, after setting V6 = VDIOV + 0.015 V from the initial status 2.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 12 4. 0 V Battery Charge Starting Charger Voltage (0 V Battery Charge Function "Available") (Test Circuit 4), 0 V Battery Charge Inhibition Battery Voltage (0 V Battery Charge Function "Unavailable") (Test Circuit 2) 4. 1 0 V Battery Charge Starting Charger Voltage (V0CHA) (0 V Battery Charge Function "Available") The 0 V battery charge starting charger voltage (V0CHA) is V12 when VCO is 0.1 V or more after increasing V12 gradually after setting V1 = V2 = V3 = V4 = 0 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 0 V (S-8205B Series). 4. 2 0 V Battery Charge Inhibition Battery Voltage (V0INH) (0 V Battery Charge Function "Unavailable") The 0 V battery charge inhibition battery voltage (V 0INH) is V1 when V CO is set to "L" after decreasing V1 gradually from the initial status 1. 5. CTLC Pin Internal Resistance, CTLD Pin Inte rnal Resistance, Resistance between VM Pin and VDD Pin, Resistance between VM Pin and VSS Pi n, VC1 Pin Current, VC2 Pin Current, VC3 Pin Current, VC4 Pin Current, VC5 Pin Current, CO Pin Source Current, CO Pin Leakage Current, DO Pin Source Current, DO Pin Sink Current (Test Circuit 5) Set S1, S5, S6 and S7 to OFF, set S2 and S4 to ON. Set V1 = V2 = V3 = V4 = 3.5 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 3.5 V (S-8205B Series), V6 = V13 = V14 = V15 = V16 = 0 V (this status is referred to as initial status 3). 5. 1 CTLC Pin Internal Resistance (RCTLC) In the initial status 3, the value of CTLC pin internal resistance (R CTLC) can be defined by R CTLC = V DS / I CTLC by using ICTLC. 5. 2 CTLD Pin Internal Resistance (RCTLD) In the initial status 3, the value of CTLD pin internal resistance (R CTLD) can be defined by R CTLD = V DS / I CTLD by using ICTLD. 5. 3 Resistance between VM Pin and VDD Pin (RVMD) (With power-down function) The value of resistance between VM pin and VDD pin (R VMD) can be defined by R VMD = V DS / I VM by using I VM when setting V1 = V2 = V3 = V4 = 1.8 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 1.8 V (S-8205B Series) from the initial status 3. 5. 4 Resistance between VM Pin and VSS Pin (RVMS) The value of resistance between VM pin and VSS pin (R VMS) can be defined by R VMS = V DS / I VM by using I VM when setting V6 = 1.5 V, S2 to OFF, S1 to ON from the initial status 3. 5. 5 VC1 Pin Current (IVC1), VC2 Pin Current (IVC2), VC3 Pin Current (IVC3), VC4 Pin Current (IVC4), VC5 Pin Current (IVC5) In the initial status 3, I1 is the VC1 pin current (IVC1), I2 is the VC2 pin current (IVC2), I3 is the VC3 pin current (IVC3), I4 is the VC4 pin current (IVC4), I5 is the VC5 pin current (IVC5). 5. 6 CO Pin Source Current (ICOH), CO Pin Leakage Current (ICOL) The CO pin source current (I COH) is I CO when setting V13 = 0.5 V from the init ial status 3. After that, the CO pin leakage current (ICOL) is ICO when setting V1 = V2 = V3 = V4 = 6 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 4.8 V (S-8205B Series), S4 to OFF, S5 to ON. 5. 7 DO Pin Source Current (IDOH), DO Pin Sink Current (IDOL) The DO pin source current (IDOH) is IDO when setting V14 = 0.5 V, S6 to ON from the initial status 3. After that, the DO pin sink current (I DOL) is IDO when setting V1 = V2 = V3 = V4 = 1.8 V (S-8205A Series), V1 = V2 = V3 = V4 = V5 = 1.8 V (S-8205B Series), S6 to OFF, S7 to ON, V15 = 0.5 V.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 13 C1 = 0.1 μF 1 VM 2 CO 3 DO

4 VINI

5 CTLC

6 CTLD

7 CCT

C1 = 0.1 μF 1V M 2C O 3D O 4V I N I 5C T L C 6C T L D

10 A V5

C1 = 0.1 μF 1 VM 2 CO 3 DO V V R1 = 1 MΩ V8 S3 VDO VCO C1 = 0.1 μF 1V M 2C O 3D O 4V I N I 5C T L C 6C T L D V V V5 R1 = 1 MΩ VCO VDO Figure 6 Test Circuit 2 C1 = 0.1 μF 1 VM 2 CO 3 DO A A A R1 = 1 MΩ V V VCO VDO V10 V11 ICIT ICDT ICCT S-8205B C1 = 0.1 μF 1V M 2C O 3D O 4V I N I 5C T L C 6C T L D A A A R1 = 1 MΩ V V VCO VDO V10 V11 ICIT ICDT ICCT Figure 7 Test Circuit 3

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 14 C1 = 0.1 μF 1 VM 2 CO 3 DO R1 = 1 MΩ V VCO V12 S-8205B C1 = 0.1 μF 1V M 2C O 3D O 4V I N I 5C T L C 6C T L D R1 = 1 MΩ VVCO V12 Figure 8 Test Circuit 4 S-8205A C1 = 0.1 μF 1 VM 2 CO 3 DO A A A AA A A A A A I I IVM ICO IDO ICTLC ICTLD V13 V14 V15 S-8205B C1 = 0.1 μF 1V M 2C O 3D O 4V I N I 5C T L C 6C T L D A A A AA A A A A A IVM ICO IDO ICTLC ICTLD V13 V14 V15 Figure 9 Test Circuit 5

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 15  Operation Remark Refer to " Connection Examples of Battery Protection IC". 1. Normal Status In the S-8205A/B Series, both of CO pin and DO pin get the V DD level when all values of battery voltage are in the range of overdischarge detection voltage (V DLn) to overcharge detection voltage (V CUn), and due to the discharge current, the VINI pin's voltage is in the range of charge overcurrent detection voltage (VCIOV) to discharge overcurrent detection voltage (VDIOV). This is the normal status. At this time, the charge and discharge FETs are on. 2. Overcharge Status In the S-8205A/B Series, any voltage of t he batteries increases to the level of V CUn or more, the CO pin is set in high impedance. This is the overcharge stat us. The CO pin is pulled down to EB − by an external resistor so that the charge FET is turned off and it stops charging. The overcharge status is released if either condition mentioned below is satisfied; (1) In case that the CO pin voltage is 1 / 50 × V DS or less, and all voltages of the batteries which are VCUn or more are in the level of overcharge release voltage (VCLn) or less. (2) In case that the CO pin voltage is 1 / 50 × VDS or more, and all voltages of the batteries are in the level of VCUn or less. 3. Overdischarge Status In the S-8205A/B Series, when any voltage of the batteries decreases to the level of V DLn or less, the DO pin voltage gets the VSS level. This is the overdischarge status. The discharge FET is turned off and it stops discharging. The overdischarge status is released if either condition mentioned below is satisfied; (1) In case that the VM pin voltage is in the V SS level or less, and all voltages of the batteries are in the VDLn level or more. (2) In case that the VM pin voltage is V DS / 5 (typ.) or less and the VM pin voltage is in the V SS level or more, and all voltages of the batteries which are V DLn or less are in the level of overdischarge release voltage (V DUn) or more. 4. Power-down Status (With power-down function) In the S-8205A/B Series, when it reaches the over discharge status, the VM pin is pulled up to the V DD level by a resistor between VM pin and VDD pin (R VMD). If the VM pin voltage and the CO pin voltage in crease to the level of VDS / 5 (typ.) or more, almost every circuit in the S-8205A/B stops working so that the current consumption decreases to the level of current consumption during power-down (IPDN) or less. This is the power-down status. The power-down status is released if either condition mentioned below is satisfied; (1) The VM pin voltage gets V DS / 5 (typ.) or less. (2) The CO pin voltage gets V DS / 5 (typ.) or less. 5. Discharge Overcurrent Status The discharging current increases more t han a certain value. As a result, if the status in which the VINI pin voltage increases to the level of V DIOV or more, the DO pin gets the V SS level. This is the discharge overcurrent status. The discharge control FET is turned off and it stops discharging. In the status of discharge ov ercurrent, the CO pin is set in high impedance. The VM pin is pulled down to the VSS level by a resistor between VM pin and VSS pin (RVMS). S-8205A/B Series has two levels for discharge overcurrent detection (V DIOV, VSHORT). The S-8205A/B Series' actions against load short circuit detection voltage (VSHORT) are as well in VDIOV. The discharge overcurrent status is released if the following condition is satisfied. (1) The VM pin voltage gets V DS / 10 (typ.) or less.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 16 6. Charge Overcurrent Status In the S-8205A/B Series, the charge current increases more th an a certain value. As a result, if the status in which the VINI pin voltage decreas es to the level of V CIOV or less, the CO pin is set in high impedance. This is the charge overcurrent status. The charge control FET is turned off and it stops chargi ng. In this charge overcurrent status, DO pin gets the VSS level. The VM pin is pulled up to the VDD level by resistance between VM pin and VDD pin (RVMD). The charge overcurrent status is released if the following condition is satisfied. (1) The CO pin voltage gets 1 / 50 × VDS (typ.) or more. 7. 0 V Battery Charge Function In the S-8205A/B Series, regarding how to charge a discharged battery (0 V battery), users are able to select either function mentioned below. (1) Enable to charge a 0 V battery A 0 V battery is charged when charger voltage is more than 0 V battery charge starting charger voltage (V0CHA). (2) Inhibit charging a 0 V battery A 0 V battery is not charged when any battery voltage is 0 V battery charge inhibition battery voltage (V 0INH) or less. Caution When the VDD pin voltage is less than the minimum value of operation voltage between VDD pin and VSS pin (VDSOP), the S-8205A/B Series' action is not assured. 8. Delay Time Setting In the S-8205A/B Series, users are able to set delay time fo r the period; from detecting any voltage of the batteries or detecting changes in the voltage at the VINI pin, to the output to the CO pi n, DO pin. Each delay time is determined by a resistor in the IC and an external capacitor. In the overchage detection, when any voltage of the batteries gets V CUn or more, the S-8205A/B Series starts charging to the CCT pin's capacitor (CCCT) via the CCT pin's internal resistor (RCCT). After a certain period, the CO pin is set in high impedance if the voltage at the CCT pin reaches the CCT pin detection voltage (V CCT). This period is overcharge detection delay time (tCU). tCU is calculated using the following equation (VDS = V1 + V2 + V3 + V4 + V5). tCU [s] = −ln ( 1 − VCCT / VDS ) × CCCT [μF] × RCCT [MΩ] = −ln ( 1 − 0.7 (typ.)) × CCCT [μF] × 8.31 [MΩ] (typ.) = 10.0 [MΩ ] (typ.) × CCCT [μF] Overdischarge detection delay time (t DL), discharge overcurrent detection delay time (t DIOV), charge overcurrent detection delay time (tCIOV) are calculated using the following equations as well. tDL [ms] = −ln ( 1 − VCDT / VDS) × CCDT [μF] × RCDT [kΩ] tDIOV [ms] = −ln ( 1 − VCIT / VDS) × CCIT [μF] × RCIT [kΩ] tCIOV [ms] = −ln ( 1 − VCIT / VDS) × CCIT [μF] × RCIT [kΩ] In case CCCT = CCDT = CCIT = 0.1 [μF], each delay time tCU, tDL, tDIOV, tCIOV is calculated as follows. tDL [ms] = 1000 [kΩ] (typ.) × 0.1 [μF] = 100 [ms] (typ.) tDIOV [ms] = 200 [kΩ] (typ.) × 0.1 [μF] = 20 [ms] (typ.) tCIOV [ms] = 200 [kΩ] (typ.) × 0.1 [μF] = 20 [ms] (typ.) Discharge overcurrent release delay time (t DIOVR) and charge overcurrent release delay time (t CIOVR) can be selected from two types, and they are calculated by t DIOV and tCIOV as the following equations. 1 [ms] (typ.) is the internal delay time of the S-8205A/B Series. (1) tDIOVR = tDIOV × 10 + 1 [ms] (typ.), tCIOVR = tCIOV × 10 + 1 [ms] (typ.) (2) tDIOVR = tDIOV × 0.05 + 1 [ms] (typ.), tCIOVR = tCIOV × 0.05 + 1 [ms] (typ.) Load short circuit detection delay time (tSHORT) is fixed internally.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 17 9. CTLC Pin and CTLD Pin The S-8205A/B Series has two pins to control. The CTLC pin controls the CO pin, the CTLD pin controls t he DO pin. Thus it is possible for users to control the CO pin and DO pin independently. These controls precede the battery protection circuit. Table 7 Conditions Set by CTLC Pin CTLC Pin CO Pin CTLC pin voltage ≥ VCTLC High-Z Open*1 High-Z CTLC pin voltage < VCTLC Normal status*2 *1. Pulled up by RCTLC when CTLC pin is open. *2. The status is controlled by the voltage detection circuit. Table 8 Conditions Set by CTLD Pin CTLD Pin DO Pin CTLD pin voltage ≥ VCTLD VSS level Open*1 VSS level CTLD pin voltage < VCTLD Normal status*2 *1. Pulled up by RCTLD when CTLD pin is open. *2. The status is controlled by the voltage detection circuit.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 18  Timing Chart 1. Overcharge Detection and Overdischarge Detection VCUn VDUn VDLn VCLn Battery voltage CO pin voltage DO pin voltage VSS Charger connection Load connection Status*1 (With power-down function) Overcharge detection delay time (tCU) VSS VDD VDD VEB- High-Z VDD <4> VEB- VM pin voltage 1 / 5 × VDD Status*1 (Without power-down function) Overdischarge detection delay time (tDL) (n= 1 to 5) *1. <1>: Normal status <2>: Overcharge status <3>: Overdischarge status <4>: Power-down status Remark The charger is assumed to charge with a constant current. V EB- indicates the open voltage of the charger. Figure 10

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 19 2. Discharge Overcurrent Detection VCUn VDUn VDLn (n = 1 to 5) VCLn Battery voltage VHC VHD VDD DO pin voltage VSS High-Z VDD VEB- CO pin voltage VDD VSS VM pin voltage VSHORT VSS VINI pin voltage VDD VDIOV Load connection Status*1 Discharge overcurrent detection delay time (tDIOV) Load short circuit detection delay time (tSHORT) <2> High-Z <1> *1. <1>: Normal status <2>: Discharge overcurrent status Remark The charger is assumed to charge with a constant current. VEB- indicates the open voltage of the charger. Figure 11

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 20 3. Charge Overcurrent Detection VCUn VDUn VDLn (n= 1 to 5) VCLn Battery voltage VHC VHD VDD DO pin voltage VSS CO pin voltage VDD VSS VM pin voltage VINI pin voltage VDD VDIOV Charger connection VSS VCIOV High-Z <1> High-Z <4> VEB- VDD VEB- Load connection (Without power-down function) Status*1 (With power-down function) Charge overcurrent detection delay time (tCIOV) Charge overcurrent detection delay time (tCIOV) *1. <1>: Normal status <2>: Charge overcurrent status <3>: Overdischarge status <4>: Power-down status Remark The charger is assumed to charge with a constant current. V EB- indicates the open voltage of the charger. Figure 12

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 21  Connection Examples of Battery Protection IC 1. S-8205A Series (4-Series Cell) RVM 1 VM 2 CO 3 DO

8 CDT

EB− Figure 13 2. S-8205B Series (5-Series Cell) RVM 1 VM 2 CO 3 DO EB− Figure 14

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 22  Application Circuit RVM EB+ EB− 1 VM 2 CO 3 DO Figure 15 Overheat Protection via PTC [For PTC, contact] Murata Manufacturing Co., Ltd. Thermistor Products Department Nagaokakyo-shi, Kyoto 617-8555 Japan TEL +81-75-955-6863 Contact Us: http://www.murata.com/contact/index.html

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 23 Table 9 Constants for External Components Symbol Min. Typ. Max. Unit RVC1 *1 0.47 1 1 k Ω RVC2 *1 0.47 1 1 k Ω RVC3 *1 0.47 1 1 k Ω RVC4 *1 0.47 1 1 k Ω RVC5 *1 0.47 1 1 k Ω RDO 1 5.1 10 k Ω RCO 0.1 1 1 M Ω RVM 3 5.1 10 k Ω RCTLC 0.1 1 1 k Ω RCTLD 0.1 1 1 k Ω RVINI 0.1 1 1 k Ω RSENSE 0 − − m Ω RVDD *1 43 100 100 Ω CVC1 *1 0.068 0.1 1 μF CVC2 *1 0.068 0.1 1 μF CVC3 *1 0.068 0.1 1 μF CVC4 *1 0.068 0.1 1 μF CVC5 *1 0.068 0.1 1 μF CCCT 0.01 0.1 − μF CCDT 0.01 0.1 − μF CCIT 0.02 0.1 − μF CVDD *1 0 1 10 μF *1. Set up a filter constant to be R VDD × CVDD = 68 μF•Ω or more, and to be R VC1 × CVC1 = RVC2 × CVC2 = RVC3 × C VC3 = RVC4 × CVC4 = RVC5 × CVC5 = RVDD × CVDD. Caution 1. The above constants may be changed without notice. 2. It is recommended that filter constants betw een VDD pin and VSS pin should be set approximately to 100 μF•Ω. e.g., C VDD × RVDD = 1.0 μF × 100 Ω = 100 μF•Ω Sufficient evaluation of transient power supply fluctuation and overcurrent protection function with the actual application is needed to determine the proper constants. Contact our sales office in case the constants should be set to other than 100 μF•Ω. 3. It has not been confirmed whether the operation is normal or not in circuits other than the example of connection. In addition, th e example of connection and the co nstant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 24  Precautions

• The application conditions for the in put voltage, output volt age, and load current should not exceed the package power dissipation.
• Batteries can be connected in any order, however, ther e may be cases when discharging cannot be performed when a battery is connected. In this case, short the VM pin and VSS pin or connect the battery charger to return to the normal mode.
• If both an overcharge battery and an overdischarge battery are included among the whole batteries, the condition is set in overcharge status and overdischarge status. Therefore either charging or discharging is impossible.
• Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
• SII claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 25  Characteristics (Typical Data) 1. Current Consumption 1. 1 IOPE vs VDS 1. 2 IOPE vs Ta 0 5 10 25 IOPE [μA] VDS [V] 15 20 IOPE [μA] −40 0 25 50 75 Ta [°C] −25 85 1. 3 IPDN vs VDS 1. 4 IPDN vs Ta 0 5 10 25 IPDN [μA]0.06 0.07 0.04 0.01 0.02 0.00 VDS [V] 0.09 15 20 0.08 0.05 0.03 0.10 IPDN [μA] 0.07 0.06 0.04 0.01 0.02 0.00 0.09 0.08 0.05 0.03 0.10 −40 0 25 50 75 Ta [°C] −25 85

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 26 2. Overcharge Detection / Release Voltage, Overdischarge Detection / Release Voltage, Discharge Overcurrent Detection Voltage, Load Short Circuit Detection Voltage, Charge Overcurrent Detection Voltage 2. 1 VCU vs Ta 2. 2 VCL vs Ta −40 0 25 50 75 Ta [°C] −25 85 VCU [V] 4.235 4.225 4.215 4.200 4.245 4.240 4.230 4.220 4.250 4.205 4.210 −40 0 25 50 75 Ta [°C] −25 85 VCL [V] 4.145 4.125 4.105 4.075 4.165 4.155 4.135 4.115 4.175 4.085 4.095 2. 3 VDL vs Ta 2. 4 VDU vs Ta VDL [V] 2.320 2.280 2.240 2.220 2.360 2.340 2.300 2.260 2.380 −40 0 25 50 75 Ta [°C] −25 85 −40 0 25 50 75 Ta [°C] −25 85 VDU [V] 3.040 3.000 2.960 2.900 3.080 3.060 3.020 2.980 3.100 2.920 2.940 2. 5 VDIOV vs Ta 2. 6 VSHORT vs Ta VDIOV [V] 0.155 0.150 0.140 0.135 0.160 0.145 0.165 −40 0 25 50 75 Ta [°C] −25 85 −40 0 25 50 75 Ta [°C] −25 85 VSHORT [V] 0.540 0.500 0.460 0.400 0.580 0.560 0.520 0.480 0.600 0.420 0.440 2. 7 VCIOV vs Ta VCIOV [V] −0.090 −0.100 −0.120 −0.130 −0.080 −0.110 −0.070 −40 0 25 50 75 Ta [°C] −25 85

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK Rev.1.6_01 S-8205A/B Series Seiko Instruments Inc. 27 3. CCT Pin Internal Resistance / Detection Voltage, CDT Pin Internal Resistance / Detection Voltage, CIT Pin Internal Resistance / Detection Voltage and Short Circuit Detection Voltage Delay Time 3. 1 RCCT vs Ta 3. 2 VCCT vs Ta (VDS = 18.5 V) RCCT [M] 10.0 9.0 7.0 6.0 11.0 8.0 12.0 −40 0 25 50 75 Ta [°C] −25 85 VCCT [V] 13.0 13.1 12.9 12.7 12.6 13.2 12.8 13.3 −40 0 25 50 75 Ta [°C] −25 85 3. 3 RCDT vs Ta 3. 4 VCDT vs Ta (VDS = 15.5 V) RCDT [k] 1000 900 700 600 1100 800 1200 −40 0 25 50 75 Ta [°C] −25 85 VCDT [V] 10.9 11.0 10.8 10.6 10.5 11.1 10.7 11.2 −40 0 25 50 75 Ta [°C] −25 85 3. 5 RCIT vs Ta 3. 6 VCIT vs Ta (VDS = 17.5 V) RCIT [k] 200 180 140 120 220 160 240 −40 0 25 50 75 Ta [°C] −25 85 VCIT [V] 12.3 12.4 12.2 12.0 11.9 12.5 12.1 12.6 −40 0 25 50 75 Ta [°C] −25 85 3. 7 tSHORT vs Ta tSHORT [μs]400.0 300.0 100.0 500.0 200.0 600.0 −40 0 25 50 75 Ta [°C] −25 85

BATTERY PROTECTION IC FOR 4-SERIES OR 5-SERIES CELL PACK S-8205A/B Series Rev.1.6_01 Seiko Instruments Inc. 28 4. CO Pin Source / Leakage Current, DO Pin Source / Sink Current 4. 1 ICOH vs VCO 4. 2 ICOL vs VCO 0 5 15 ICOH [mA] VCO [V] 10 20 0 5 10 25 ICOL [μA] 0.08 0.06 0.02 VCO [V] 15 20 0.04 0.10 4. 3 IDOH vs VDO 4. 4 IDOL vs VDO 0 5 15 IDOH [mA] VDO [V] 0 2 4 8 IDOL [mA] VDO [V]

/X30/X2E/X31/X37/XB1/X30/X2E/X30/X35 /X39 /X31 /X38 /X31/X36 /X35/X2E/X31/XB1/X30/X2E/X32 /X30/X2E/X32/X32/XB1/X30/X2E/X30/X38/X30/X2E/X36/X35 /X4E/X6F/X2E /X54/X49/X54/X4C/X45 /X53/X43/X41/X4C/X45 /X55/X4E/X49/X54 /X6D/X6D /X53/X65/X69/X6B/X6F/X20/X49/X6E/X73/X74/X72/X75/X6D/X65/X6E/X74/X73/X20/X49/X6E/X63/X2E /X4E/X6F/X2E/X20/X46/X54/X30/X31/X36/X2D/X41/X2D/X50/X2D/X53/X44/X2D/X31/X2E/X31 /X46/X54/X30/X31/X36/X2D/X41/X2D/X50/X2D/X53/X44/X2D/X31/X2E/X31 /X54/X53/X53/X4F/X50/X31/X36/X2D/X41/X2D/X50/X4B/X47/X20/X44/X69/X6D/X65/X6E/X73/X69/X6F/X6E/X73

/X34/X2E/X30/XB1/X30/X2E/X31 /X32/X2E/X30/XB1/X30/X2E/X31 /XF8/X31/X2E/X35/X2B/X30/X2E/X31 /X20/X2D/X30 /XF8/X31/X2E/X36/XB1/X30/X2E/X31 /X38/X2E/X30/XB1/X30/X2E/X31 /X34/X2E/X32/XB1/X30/X2E/X32 /X36/X2E/X35/X2B/X30/X2E/X34 /X20/X2D/X30/X2E/X32 /X30/X2E/X33/XB1/X30/X2E/X30/X35 /X31/X2E/X35/XB1/X30/X2E/X31 /X28/X37/X2E/X32/X29 /X4E/X6F/X2E /X54/X49/X54/X4C/X45 /X53/X43/X41/X4C/X45 /X55/X4E/X49/X54 /X6D/X6D /X38 /X31 /X39 /X31/X36 /X53/X65/X69/X6B/X6F/X20/X49/X6E/X73/X74/X72/X75/X6D/X65/X6E/X74/X73/X20/X49/X6E/X63/X2E /X4E/X6F/X2E/X20/X46/X54/X30/X31/X36/X2D/X41/X2D/X43/X2D/X53/X44/X2D/X31/X2E/X31 /X46/X54/X30/X31/X36/X2D/X41/X2D/X43/X2D/X53/X44/X2D/X31/X2E/X31 /X54/X53/X53/X4F/X50/X31/X36/X2D/X41/X2D/X43/X61/X72/X72/X69/X65/X72/X20/X54/X61/X70/X65 /X46/X65/X65/X64/X20/X64/X69/X72/X65/X63/X74/X69/X6F/X6E

/X4E/X6F/X2E /X54/X49/X54/X4C/X45 /X53/X43/X41/X4C/X45 /X55/X4E/X49/X54 /X6D/X6D /X31/X37/X2E/X34/XB1/X31/X2E/X30 /X53/X65/X69/X6B/X6F/X20/X49/X6E/X73/X74/X72/X75/X6D/X65/X6E/X74/X73/X20/X49/X6E/X63/X2E /X4E/X6F/X2E/X20/X46/X54/X30/X31/X36/X2D/X41/X2D/X52/X2D/X53/X31/X2D/X31/X2E/X30 /X46/X54/X30/X31/X36/X2D/X41/X2D/X52/X2D/X53/X31/X2D/X31/X2E/X30 /X54/X53/X53/X4F/X50/X31/X36/X2D/X41/X2D/X20/X52/X65/X65/X6C /X51/X54/X59/X2E/X34/X2C/X30/X30/X30 /X45/X6E/X6C/X61/X72/X67/X65/X64/X20/X64/X72/X61/X77/X69/X6E/X67/X20/X69/X6E/X20/X74/X68/X65/X20/X63/X65/X6E/X74/X72/X61/X6C/X20/X70/X61/X72/X74 /X32/XB1/X30/X2E/X35 /XF8/X31/X33/XB1/X30/X2E/X32 /XF8/X32/X31/XB1/X30/X2E/X38 /X32/X31/X2E/X34/XB1/X31/X2E/X30 /X31/X37/X2E/X34 /X2B/X32/X2E/X30 /X20/X2D/X31/X2E/X35

www.sii-ic.com

• The information described herein is subject to change without notice.
• Seiko Instruments Inc. is not responsible for any pr oblems caused by circuits or diagrams described herein whose related industrial properties, patents, or ot her rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarant ee the success of any specific mass-production design.
• When the products described herein are regulated produ cts subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
• Use of the information described he rein for other purposes and/or repr oduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
• The products described herein cannot be used as par t of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equi pment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
• The products described herein are not designed to be radiation-proof.
• Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may oc cur. The user of these products should therefore give thorough consideration to safety design, in cluding redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.