R2020 RDC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
RRIISSCC DDSSPP CCoommmmuunniiccaattiioonn FAST ETHERNET RISC PROCESSOR Specifications subject to change without notice, contact your sales representatives for the most update information. Page 1 of 4 REV 1.0 Sep. 20 2006 RR22002200 BBrriieeff SShheeeett FFAASSTT EETTHHEERRNNEETT RRIISSCC PPRROOCCEESSSSOORR
RRIISSCC DDSSPP CCoommmmuunniiccaattiioonn FAST ETHERNET RISC PROCESSOR Specifications subject to change without notice, contact your sales representatives for the most update information. Page 2 of 4 REV 1.0 Sep. 20 2006 1. Features l Five-stage pipeline l RISC architecture l Bus interface - Multiplexed address and Data bus - Supports non-multiplexed address bus A[23:0] - 8-bit or 16-bit external bus dynamic access - 16M-byte memory address space - 64K-byte I/O space - Supports an independent data/address bus for external I/O device l Supports two compatible UART serial channels with 16-byte FIFO and hardware flow-control. l Supports CPU ID l Supports a glueless and simplified 16-bit PCMCIA bus interface l Supports 32 PIO pins l SDRAM control Interface l Three independent 16-bit timers and one independent programmable watchdog timer l The Interrupt controller with six maskable external interrupts and two non-maskable external interrupt l Two independent DMA channels l Programmable chip-select logic for Memory or I/O bus cycle decoder l Programmable wait-state generator l With 8-bit or 16-bit Boot ROM bus size l 2-Port Fast Ethernet MAC with MII interface l Supports an 8K-byte Uniform cache l With 25MHz input frequency and up to 100MHz maximum internal frequency. l Compatible with 3.3V I/O and 2.5V core voltage. l Package Type includes 160-pin PQFP.
RRIISSCC DDSSPP CCoommmmuunniiccaattiioonn FAST ETHERNET RISC PROCESSOR Specifications subject to change without notice, contact your sales representatives for the most update information. Page 3 of 4 REV 1.0 Sep. 20 2006 2. Block Diagram DMA Unit Chip Select Unit Refresh Control Unit SDRAM/Bus Interface Unit PIO Unit Timer Control Unit Interrupt Control Unit Clock and Power Management
16550 UART
Queue (64bits) Instruction Decoder Register File General, Segment, Eflag Register ALU (Special, Logic, Adder, BSF) Micro ROM EA / LA Address Control Signal Execution Unit X1 X2 CLKOUTA INT6-INT5 INT0 TMRIN0 TMROUT0 TMRIN1 TMROUT1 DRQ0 DRQ1 SOUT0 SIN0 A[23:0] D[15:0] ALE RD_n VCC GND MCS_n UCS_n PCS[6:5]_n, PCS[3:0]_n ARDY DT/R_n DEN_n HOLD HLDA WHB_n RST_n MAC0 MAC1 MII 1 MII 0 SD_CLK WE_n CAS_n RAS_n BA[1:0] DCD0_n DTR0_n DSR0_n RTS0_n CTS0_n RI0_n SOUT1 SIN1 DCD1_n DTR1_n DSR1_n RTS1_n CTS1_n RI1_n WR_n/BWSEL Cache WLB_n
RRIISSCC DDSSPP CCoommmmuunniiccaattiioonn FAST ETHERNET RISC PROCESSOR Specifications subject to change without notice, contact your sales representatives for the most update information. Page 4 of 4 REV 1.0 Sep. 20 2006 3. Package Information PQFP 160 pins 121 160 81120 A = 4.07mm (max.) A2 A1 = 0.25mm (min.) PIN 1 IDENTIFIER 31.2 ± 0.25mm 28.0 ± 0.1mm 15° REF 10° REF A2 = 3.22 ± 0.07mm 28 ± 0.1mm 31.2 ± 0.25mm 0.18 ± 0.05mm RDC R2020 XXXX-C-QF XX-XXXXX 0.65mm BSC 0.30 ± 0.05mm