R1100 RDC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
RISC DSP Communication 16 Bit RISC Micro Processor Specifications subject to change without notice, contact your sales representatives for the most update information. RDC Confidential Page 1 of 5 REV 1.0 May. 04 2007 R1100 Brief Sheet
16 BIT RISC MICRO PROCESSOR
RISC DSP Communication 16 Bit RISC Micro Processor Specifications subject to change without notice, contact your sales representatives for the most update information. RDC Confidential Page 2 of 5 REV 1.0 May. 04 2007
1 Features
- RDC’s proprietary RISC architecture - Five-stages pipeline - Operation frequency: 80MHz - Support CPU ID - Supports 32 PIO pins - External bus, Internal bus and core in the same clock base l Bus interface - Multiplexed address and Data bus - With 8-bit or 16-bit boot ROM bus size - Supports direct address bus [A19 : A0] - 8-bit or 16-bit external bus dynamic access l ROM/RAM/DRAM Controller and Addressing Space - 1M byte memory address space - 64K byte I/O space l Software - Software compatible with generic 80C186 microprocessor l Asynchronous Serial Channels - Support two Asynchronous serial channels with hardware handshaking signals. l Interrupt Controller - The interrupt controller with seven maskable external interrupts and one non-maskable external interrupt (NMI) l Two Independent DMA Channels l Integrate PLL(*1~*8) l Programmable Chip-select Logic - Programmable chip-select logic for Memory or I/O bus cycle decoder l Programmable Wait-state Generator l Counter/Timers - Three independent 16-bit timers and one independent programmable watchdog timer l Operating Voltage Range - Operation voltage: 3.3V - I/O pin input voltage: 3.3V ~ 5V - I/O pin output voltage: 3.3V l Package Type - 100 Pin PQFP & LQFP l A Green Product
RISC DSP Communication R1100 Specifications subject to change without notice, contact your sales representatives for the most update information. RDC Confidential Page 3 of 5 REV 1.0 May. 04 2007 2. Block Diagram DMA Unit PSRAM Control Unit Chip Select Unit Refresh Control Unit Bus Interface Unit PIO Unit Synchronous Serial Interface Timer Control Unit Interrupt Control UnitClock & Power Management Asynchro- nous Serial Port Instruction Queue (64bits) Instruction Decoder Register File General, Segment, Eflag Register ALU (Special, Logic, Adder, BSF) Micro ROM EA / LA Address Control Signal Execution Unit X1 X2 CLKOUTA CLKOUTB INT4 INT0 TMRIN0 TMROUT0 TMRIN1 TMROUT1 DRQ0 DRQ1 TXD RXD SCLK SDEN0SDEN1 SDATA A19~A0 AD15~AD0ALE BHE/ADEN WR WLB WHB RD VCC GND LCS/ONCE0 MCS3/RFSH UCS/ONCE1 PCS5/A1 PCS6/A2 ARDY SRDY S2~S0 DT/R DEN HOLD HLDA S6/CLKDIV2 UZI INT3/INTA1/IRQ INT2/INTA0 INT1/SELECT NMI RST MCS2-MCS0 PCS3-PCS0 PLL
RISC DSP Communication R1100 Specifications subject to change without notice, contact your sales representatives for the most update information. RDC Confidential Page 4 of 5 REV 1.0 May. 04 2007 3. Package Information
100 Pin PQFP
0.089 c SEATING PLANE
0.25 MIN
0.22/0.38 b 0.22/0.30/0.33 0.13/0.23 0.13/0.17 c WITH PLATING BASE METAL "A" D1 20.00 0.10 D 23.20 0.25 E1 14.00 0.10 E 17.20 0.25 "A"
0.65 BSC
0~7
1.60 REF
0.25 0.88 0.15 L 2.75 0.12 DETAIL A
3.40 MAX
7 TYP
15 TYP
RISC DSP Communication R1100 Specifications subject to change without notice, contact your sales representatives for the most update information. RDC Confidential Page 5 of 5 REV 1.0 May. 04 2007
100 Pin LQFP
0.127(TYP) "A" 0.076(MAX) 0.50(TYP) 1.60(MAX) 1.00(REF) 0.2S(TYP) GAUGE PLANE 16.00 0.10 14.00 0.10 16.00 0.10 14.00 0.10 1.40 0.050.10 0.05 0.22 0.05 0.60 0.15 0 ~ 7 UNIT:mm