DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 10
Technical content
Features
- Dedicated clock buffer power pins for reduced noise, crosstalk and jitter
- Input clock frequency of 25 MHz to 33 MHz
- Output frequencies of XINx1, XINx2, XINx3 and XINx4
- One output bank of five clocks
- One REF XIN clock output
- SMBus clock control interface for individual clock disabling and SSCG control
- Output clock duty cycle is 50% (± 5%)
- < 250 ps skew between output clocks within a bank
- Output jitter <175 ps
- Spread Spectrum feature for reduced electromagnetic interference (EMI)
- OE pin for entire output bank enable control and testability
- 28-pin SSOP and TSSOP packages Note: 1. XIN is the frequency of the clock on the device’s XIN pin.
Table 1. Test Mode Logic Table[1]
Notes: 2. Pin numbers ending with * indicate that th ey contain device internal pull-up resistors that will insure that they are sensed as a logic 1 if no external circuitry is connected to them. 3. A bypass capacitor (0.1F) should be placed as close as possible to each VDD pin. If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the trace. 4. PWR = Power connection, I = Input, O = Output and I/O = both input and output functionality of the pin(s). Pin Description[3] Pin[2] Name PWR [4] I/O Description 3 XIN VDDA I Crystal Buffer Input Pin. Connects to a crystal, or an external clock source. Serves as input clock TCLK, in Test mode. 4 XOUT VDDA O Crystal Buffer Output Pin. Connects to a crystal only. When a Can Oscillator is used or in test mode, this pin is kept unconnected.
1 REF VDD O Buffered inverted outputs of the signal applied at Xin, typically
33.33 or 25.0 MHz. 14* OE VDD I Output Enable for Clock Bank. Causes the CLK (0:4) output clocks to be in a three-state condition when driven to a logic low level. 24, 23, 22, 19, 18 CLK(0:4) VDDP O A bank of five XINx1, XINx2, XINx3 and XINx4 output clocks.
8 GOOD# VDD O When his output signal is a lo gic low level, it indicates that the output
clocks of the bank are locked to the input reference clock. This output is latched. 6*, 7* S(0,1) VDD I Clock Bank Selection Bits. These control the clock frequency that will be present on the outputs of the bank of buffers. See table on page one for frequency codes and selection values. 20, 25 VDDP PWR 3.3V common power supply pin for all PCI clocks CLK (0:4). 10*, 11*, 12* IA(0:2) VDD I SMBus Address Selection Input Pins. See Table 3 on page 3. 15* SSCG# VDD I Spread Spectrum Clock Generator. Enables Spread Spectrum clock modulation when at a logic low level, see Spread Spectrum Clocking on page 6. 28 SDATA VDD I/O Data for the Internal SMBus Circuitry. See Table 3 on page 3. 27 SCLK VDD I Clock for the Internal SMBus Circuitry. See Table 3 on page 3. 13, 17 VDDA I Power for Internal Analog Circuitry. This supply should have a separately decoupled current source from VDD. 2V D D P W R Power supply for internal core logic. 5, 9, 16, 21, 26 VSS PWR Ground pins for the device.
clock output buffers, can be individually enabled or disabled. Table 2. Block Read and Block Write Protocol
9 Write = 0
10 Acknowledge from slave
19 Acknowledge from slave
28 Acknowledge from slave
37 Acknowledge from slave
46 Acknowledge from slave
Table 3. SMBus Address Selection Table
7 1 TESTEN Test Mode Enable. Table 4. Clarification Table for Byte0, bit 5 Table 5. Test Table
71 R e s e r v e d
61 R e s e r v e d
41 R e s e r v e d
31 R e s e r v e d
21 R e s e r v e d
11 R e s e r v e d
01 R e s e r v e d
51 R e s e r v e d
Output Clock Three-state Control All of the clocks in the Bank may be placed in a three-state condition by bringing their relevant OE pins to a logic low state. This transition to and from a three-state and active condition is a totally asynchronous event and clock glitching may occur during the transitioning states. This function is intended as a board level testing feature. When output clocks are being enabled and disabled in active environments the SMBus control register bits are the preferred mechanism to control these signals in an orderly and predictable manner. The output enable pin contains an internal pull-up resistor that will insure that a logic 1 is maintained and sensed by the device if no external circuitry is connected to this pin. Output Clock Frequency Control All of the output clocks have th eir frequency selected by the logic state of the S0 and S1 control bits. The source of these control signals is determined by the SMBus register Byte 0 bit 0. At initial power up this bit is set of a logic 1 state and thus the frequency selections are c ontrolled by the logic levels present on the device’s S(0,1) pins. If the application does not use an SMBus interface then hardware frequency selection S(0,1) must be used. If it is desired to control the output clocks using an SMBus interface, then this bit (B0b0) must first be set to a low state. After this is done the device will use the contents of the internal SMBus register Bytes 0 bits 3 and 4 to control the output clock’s frequency. The following formula and schematic may be used to under- stand and calculate either the loading specification of a crystal for a design or the additional discrete load capacitance that must be used to provide the correct load to a known load rated crystal. where: C XTAL = The load rating of the crystal. CXINFTG = The clock generators XIN pin effective device internal capacitance to ground. CXOUTFTG = The clock generators XOUT pin effective device internal capacitance to ground. CXINPCB = The effective capacitance to ground of the crystal to device PCB trace. CXOUTPCB = The effective capacitance to ground of the crystal to device PCB trace. CXINDISC = Any discrete capacitance that is placed between the XIn pin and ground. CXOUTDISC = Any discrete capacitance that is placed between the XIn pin and ground. 3 1 19 CLK3 Output Enable 0 = Disable, 1= Enable 2 1 22 CLK2Output Enable 0 = Disable, 1= Enable 1 1 23 CLK1 Output Enable 0 = Disable, 1= Enable 0 1 24 CLK0 Output Enable 0 = Disable, 1= Enable Byte 2: PCI Register (continued) Bit @Pup Name Description (CXINPCB + CXINFTG + CXINDISC) x (CXOUTPCB) + CXOUTFTG) + CXOUTDISC) (CXINPCB + CXINFTG + CXINDISC) + (CXOUTPCB) + CXOUTFTG) + CXOUTDISC)CL = CXINPCB CXOUTPCB CXOUTDISC CXINDISC CXINFTG CXOUTFTG XIN XOUT Clock Generator
designed to work into a load of 20 pF. greater extent, at all of its harmonics. pin 15 (SSCG#) or internally via SMBus Byte 0 Bit 0 and 6. SMBus byte 0 bit 6 low to set the feature active.
- When SSCG is enabled, the device will down spread the clock over a range that is 1% of its resting frequency. This means that for a 100-MHz output clock
frequency will sweep through a spectral range from 99 to 100 MHz. Table 6. Spectrum Spreading Selection Table[5] Figure 1. Spread Spectrum
Absolute Maximum Conditions Parameter Description Condition Min. Max. Unit VDD,VDDP Core Supply Voltage –0.5 4.6 V VDDA Analog Supply Voltage –0.5 4.6 V VIN Input Voltage Relative to V SS –0.5 V DD + 0.5 VDC TS Temperature, Storage Non-functional –65 +150 °C TA Temperature, Operating Ambient Functional 0 70 °C TJ Temperature, Junction Functional – 150 °C ESDHBM ESD Protection (Human Body Model) MIL-STD-883, Method 3015 2000 – V ØJC Dissipation, Junction to Case Mil-Spec 883E Method 1012.1 °C/W ØJA Dissipation, Junction to Ambient JEDEC (JESD 51) °C/W UL–94 Flammability Rating At 1/8 in. V–0 MSL Moisture Sensitivity Level 1 Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required. Parameter Description Condition Min. Max. Unit VDD, VDDP, VDDA 3.3V Operating Voltage 3.3V ± 5% 3.135 3.465 V VILI2C Input Low Voltage SDATA, SCLK – 1 V VIHI2C Input High Voltage SDATA, SCLK 2.2 – – VIL Input Low Voltage V SS–0.5 0.8 V VIH Input High Voltage 2.0 V DD+0. 5 V IIL Input Leakage Current except Pull-ups or Pull-downs 0 < VIN < VDD –5 5 µA VOL Output Low Voltage I OL = 1 mA – 0.4 V VOH Output High Voltage I OH = –1 mA 2.4 – V IOZ High-Impedance Output Current –10 10 µA CIN Input Pin Capacitance 2 5 pF COUT Output Pin Capacitance 3 6 pF LIN Pin Inductance – 7 nH CXTAL Crystal Pin Capacitance From XIN and XOUT pins to ground 32 38 pF VXIH Xin High Voltage 0.7V DD VDD V VXIL Xin Low Voltage 0 0.3V DD V IDD Dynamic Supply Current At 133 MHz and all outputs loaded per Table 7 –3 0 0 m A IPD Power-down Supply Current PD# Asserted – 1 mA Parameter Description Condition Min. Max. Unit Crystal TDC XIN Duty Cycle The device will operate reliably with input duty cycles up to 30/70% 45 55 % XINFREQ XIN Frequency When Xin is driven from an external clock source 25 33.3 MHz TR / TF XIN Rise and Fall Times Measured between 0.3V DD and 0.7VDD – 10.0 ns TCCJ XIN Cycle to Cycle Jitter As an average over 1 s duration – 500 ps LACC Long Term Accuracy Over 150 ms 300 ppm
Test and Measurement Set-up CLK TDC CLK Duty Cycle Measurement at 1.5V 45 55 % TPERIOD33 33-MHz CLK Period Measurement at 1.5V 29.5 30.5 ns TPERIOD66 66-MHz CLK Period Measurement at 1.5V 14.5 15.5 ns TPERIOD100 100-MHz CLK Period Measurement at 1.5V 9.5 10.5 ns TPERIOD133 133-MHz CLK Period Measurement at 1.5V 7.0 8.0 ns TR / TF CLK Rise and Fall Times Measured between 0.4V and 2.4V 0.5 2.0 ns TSKEW Any CLK to Any CLK Clock Skew Measurement at 1.5V – 250 ps TCCJ CLK Cycle to Cycle Jitter Measurement at 1.5V – 175 ps REF TDC REF Duty Cycle Measurement at 1.5V 45 55 % TR / TF REF Rise and Fall Times Measured between 0.4V and 2.4V 1.0 4.0 ns TCCJ REF Cycle to Cycle Jitter Measurement at 1.5V – 750 ps ENABLE/DISABLE and SET-UP tpZL,tpZH Output Enable Delay (all outputs) – 10.0 ns tpLZ,tpZH Output Disable De lay (all outputs) – 10.0 ns TSTABLE Clock Stabilization from Power-up – 3.0 ms Parameter Description Condition Min. Max. Unit 2.4V 0.4V 3.3V Tr Tf 1.5V 3.3V Signals tD C - - Probe Output under Test Load Cap Lumped Load LVTTL Signaling Figure 2. Test and Measurement Set-up Table 7. Loading
Ordering Information
Part Number Package Type Product Flow IMIC9531CY 28-Pin SSOP Commercial, 0° to 70°C IMIC9531CYT 28-Pin SSOP – Tape and Reel Commercial, 0° to 70°C IMIC9531CT 28-Pin TSSOP Commercial, 0° to 70°C IMIC9531CTT 28-Pin TSSOP – Tape and Reel Commercial, 0° to 70°C Lead Free CYI9531OXC 28-Pin SSOP Commercial, 0° to 70°C CYI9531OXCT 28-Pin SSOP – Tape and Reel Commercial, 0° to 70°C CYI9531ZXC 28-Pin TSSOP Commercial, 0° to 70°C CYI9531ZXCT 28-Pin TSSOP – Tape and Reel Commercial, 0° to 70°C
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Sil- icon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, repre- sentation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation conse- quential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where per- sonal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized appli- cation, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Package Drawing and Dimensions 28-lead (5.3 mm) Shrunk Small Outline Package O28 PIN 1 ID SEATING PLANE BSC. BSC 0°-8° PLANE GAUGE 9.60[0.378] 1.10[0.043] MAX. 0.65[0.025] 0.20[0.008] 0.05[0.002] 6.50[0.256] 0.076[0.003] 6.25[0.246] 4.50[0.177] 4.30[0.169] 9.80[0.386] 0.15[0.006] 0.19[0.007] 0.30[0.012] 0.09[[0.003] 0.25[0.010] 0.70[0.027] 0.50[0.020] 0.95[0.037] 0.85[0.033] DIMENSIONS IN MM[INCHES] MIN. MAX. REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.16 gms PART # Z28.173 STANDARD PKG. ZZ28.173 LEAD FREE PKG. 28-Lead Thin Shrunk Small Outline Package (4.40-mm Body)
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. http://www.silabs.com Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701 USA ClockBuilder Pro One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only). www.silabs.com/CBPro Timing Portfolio www.silabs.com/timing SW/HW www.silabs.com/CBPro Quality www.silabs.com/quality Support and Community community.silabs.com