AT89C51

AT89C51 SYC | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 16

Technical content

Features

• Compatible with MCS-51™ Products  4K Bytes of In-System Reprogrammable Flash Memory – Endurance: 1,000 Write/Erase Cycles  Fully Static Operation: 0 Hz to 24 MHz  Three-level Program Memory Lock  128 x 8-bit Internal RAM  32 Programmable I/O Lines  Two 16-bit Timer/Counters  Six Interrupt Sources  Programmable Serial Channel  Low-power Idle and Power-down Modes

Description

The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash programmable and erasable read only memory (PEROM). The device is manufactured using Atmel’s high-density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conven- tional nonvolatile memory programmer. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications. PDIP P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST (RXD) P3.0 (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 (WR) P3.6 (RD) P3.7 XTAL2 XTAL1 GND VCC P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13) P2.4 (A12) P2.3 (A11) P2.2 (A10) P2.1 (A9) P2.0 (A8) Rev. 0265G–02/00 8-bit Microcontroller with 4K Bytes Flash AT89C51 Not Recommended for New Designs. Use AT89S51. Pin Configurations PLCC P1.5 P1.6 P1.7 RST (RXD) P3.0 NC (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 PO.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP NC ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13) (WR)P3.6 (RD) P3.7 XTAL2 XTAL1 GND NC (A8) P2.0 (A9) P2.1 (A10) P2.2 (A11) P2.3 (A12) P2.4 P1.4 P1.3 P1.2 P1.1 P1.0 NC VCC P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3)

P2.0 - P2.7 FLASHPORT 0 LATCHRAM PROGRAM ADDRESS REGISTER BUFFER PC INCREMENTER PROGRAM COUNTER DPTR RAM ADDR. REGISTER INSTRUCTION REGISTER B REGISTER INTERRUPT, SERIAL PORT, AND TIMER BLOCKS STACK POINTERACC TMP2 TMP1 ALU PSW TIMING AND CONTROL PORT 3 LATCH PORT 3 DRIVERS P3.0 - P3.7 PORT 1 LATCH PORT 1 DRIVERS P1.0 - P1.7 OSC GND VCC PSEN ALE/PROG EA / VPP RST PORT 0 DRIVERS P0.0 - P0.7

The AT89C51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator and clock cir- cuitry. In addition, the AT89C51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power-down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset. Pin Description VCC Supply voltage. GND Ground. Port 0 Port 0 is an 8-bit open-drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high- impedance inputs. Port 0 may also be configured to be the multiplexed low- order address/data bus during accesses to external pro- gram and data memory. In this mode P0 has internal pullups. Port 0 also receives the code bytes during Flash program- ming, and outputs the code bytes during program verification. External pullups are required during program verification. Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I IL) because of the internal pullups. Port 1 also receives the low-order address bytes during Flash programming and verification. Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I IL) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, it uses strong internal pullups when emitting 1s. During accesses to external data mem- ory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3 Port 3 is an 8-bit bi-directional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I IL) because of the pullups. Port 3 also serves the functions of various special features of the AT89C51 as listed below: Port 3 also receives some control signals for Flash pro- gramming and verification. RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. ALE/PROG Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG ) during Flash programming. In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external tim- ing or clocking purposes. Note, however, that one ALE Port Pin Alternate Functions P3.0 RXD (serial input port) P3.1 TXD (serial output port) P3.2 INT0 (external interrupt 0) P3.3 INT1 (external interrupt 1) P3.4 T0 (timer 0 external input) P3.5 T1 (timer 1 external input) P3.6 WR (external data memory write strobe) P3.7 RD (external data memory read strobe)

effect if the microcontroller is in external execution mode. each access to external data memory. gram memory locations starting at 0000H up to FFFFH. internally latched on reset. internal clock operating circuit. Output from the inverting oscillator amplifier. unconnected while XTAL1 is driven as shown in Figure 2. interrupt or by a hardware reset. Figure 1. Oscillator Connections

Figure 2. External Clock Drive Configuration additional features listed in the table below.

1 U U U No program lock features

2 P U U MOVC instructions executed from external program memory are disabled from

3 P P U Same as mode 2, also verify is disabled

4 P P P Same as mode 3, also external execution is disabled

The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12-volt) or a low-voltage CC ) program enable signal. The low-voltage program- ming mode provides a convenient way to program the AT89C51 inside the user’s system, while the high-voltage programming mode is compatible with conventional third- party Flash or EPROM programmers. The AT89C51 is shipped with either the high-voltage or low-voltage programming mode enabled. The respective top-side marking and device signature codes are listed in the following table. The AT89C51 code memory array is programmed byte-by- byte in either programming mode. To program any non- blank byte in the on-chip Flash Memory, the entire memory must be erased using the Chip Erase Mode. Programming Algorithm: Before programming the AT89C51, the address, data and control signals should be set up according to the Flash programming mode table and Figure 3 and Figure 4. To program the AT89C51, take the following steps. 1. Input the desired memory location on the address lines. 2. Input the appropriate data byte on the data lines. 3. Activate the correct combination of control signals. 4. Raise EA /VPP to 12V for the high-voltage program- ming mode. 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached. Data Polling: The AT89C51 features Data Polling to indi- cate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the com- plement of the written datum on PO.7. Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated. Ready/Busy : The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.4 is pulled low after ALE goes high during programming to indicate BUSY. P3.4 is pulled high again when programming is done to indicate READY. Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled. Chip Erase: The entire Flash array is erased electrically by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The code array is written with all “1”s. The chip erase operation must be executed before the code memory can be re-programmed. Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 030H, 031H, and 032H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows. (030H) = 1EH indicates manufactured by Atmel (031H) = 51H indicates 89C51 (032H) = FFH indicates 12V programming (032H) = 05H indicates 5V programming Programming Interface Every code byte in the Flash array can be written and the entire array can be erased by using the appropriate combi- nation of control signals. The write operation cycle is self- timed and once initiated, will automatically time itself to completion. All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision. VPP = 12V V PP = 5V Top-side Mark AT89C51 xxxx yyww AT89C51 xxxx-5 yyww Signature (030H) = 1EH (031H) = 51H (032H) =F FH (030H) = 1EH (031H) = 51H (032H) = 05H

Note: 1. Chip Erase requires a 10 ms PROG pulse. Figure 3. Programming the Flash Figure 4. Verifying the Flash

Flash Programming and Verification Waveforms - High-voltage Mode (VPP = 12V) Flash Programming and Verification Waveforms - Low-voltage Mode (VPP = 5V) tGLGH tGHSL tAVGL tSHGL tDVGL tGHAX tAVQV tGHDX tEHSH tELQV tWC BUSY READY tGHBL tEHQZ P1.0 - P1.7 P2.0 - P2.3 ALE/PROG PORT 0 LOGIC 1 LOGIC 0EA/VPP VPP P2.7 (ENABLE) P3.4 (RDY/BSY) PROGRAMMING ADDRESS VERIFICA TION ADDRESS DATA IN DATA OUT tGLGH tAVGL tSHGL tDVGL tGHAX tAVQV tGHDX tEHSH tELQV tWC BUSY READY tGHBL tEHQZ P1.0 - P1.7 P2.0 - P2.3 ALE/PROG PORT 0 LOGIC 1 LOGIC 0EA/VPP P2.7 (ENABLE) P3.4 (RDY/BSY) PROGRAMMING ADDRESS VERIFICA TION ADDRESS DATA IN DATA OUT

Note: 1. Only used in 12-volt programming mode. Flash Programming and Verification Characteristics TA = 0°C to 70°C, VCC = 5.0 ± 10% Symbol Parameter Min Max Units VPP (1) Programming Enable Voltage 11.5 12.5 V IPP (1) Programming Enable Current 1.0 mA 1/tCLCL Oscillator Frequency 32 4 M H z tAVGL Address Setup to PROG Low 48tCLCL tGHAX Address Hold after PROG 48tCLCL tDVGL Data Setup to PROG Low 48tCLCL tGHDX Data Hold after PROG 48tCLCL tEHSH P2.7 (ENABLE) High to VPP 48tCLCL tSHGL VPP Setup to PROG Low 10 µs tGHSL (1) VPP Hold after PROG 10 µs tGLGH PROG Width 1 110 µs tAVQV Address to Data Valid 48tCLCL tELQV ENABLE Low to Data Valid 48tCLCL tEHQZ Data Float after ENABLE 0 48t CLCL tGHBL PROG High to BUSY Low 1.0 µs tWC Byte Write Cycle Time 2.0 ms

Absolute Maximum Ratings* Notes: 1. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 10 mA Maximum IOL per 8-bit port: Port 0: 26 mA Ports 1, 2, 3: 15 mA Maximum total IOL for all output pins: 71 mA If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. 2. Minimum VCC for Power-down is 2V. Maximum Ratings” may cause permanent dam- age to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Voltage on Any Pin DC Characteristics TA = -40°C to 85°C, VCC = 5.0V ± 20% (unless otherwise noted) Symbol Parameter Condition Min Max Units VIL Input Low-voltage (Except EA ) -0.5 0.2 V CC - 0.1 V VIL1 Input Low-voltage (EA) -0.5 0.2 V CC - 0.3 V VIH Input High-voltage (Except XTAL1, RST) 0.2 V CC + 0.9 V CC + 0.5 V VIH1 Input High-voltage (XTAL1, RST) 0.7 V CC VCC + 0.5 V VOL Output Low-voltage(1) (Ports 1,2,3) I OL = 1.6 mA 0.45 V VOL1 Output Low-voltage(1) (Port 0, ALE, PSEN) IOL = 3.2 mA 0.45 V VOH Output High-voltage (Ports 1,2,3, ALE, PSEN) IOH = -60 µA, VCC = 5V ± 10% 2.4 V IOH = -25 µA 0.75 V CC V IOH = -10 µA 0.9 V CC V VOH1 Output High-voltage (Port 0 in External Bus Mode) IOH = -800 µA, VCC = 5V ± 10% 2.4 V IOH = -300 µA0 . 7 5 V CC V IOH = -80 µA 0.9 V CC V IIL Logical 0 Input Current (Ports 1,2,3) VIN = 0.45V -50 µA ITL Logical 1 to 0 Transition Current (Ports 1,2,3) VIN = 2V, VCC = 5V ± 10% -650 µA ILI Input Leakage Current (Port 0, EA)0 . 4 5 < VIN < VCC ±10 µA RRST Reset Pull-down Resistor 50 300 K Ω C IO Pin Capacitance Test Freq. = 1 MHz, T A = 25°C 10 pF ICC Power Supply Current Active Mode, 12 MHz 20 mA Idle Mode, 12 MHz 5 mA Power-down Mode(2) VCC = 6V 100 µA VCC = 3V 40 µA

Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF. External Program and Data Memory Characteristics Symbol Parameter

12 MHz Oscillator 16 to 24 MHz Oscillator

1/tCLCL Oscillator Frequency 0 24 MHz tLHLL ALE Pulse Width 127 2t CLCL -40 ns tAVLL Address Valid to ALE Low 43 t CLCL -13 ns tLLAX Address Hold after ALE Low 48 t CLCL -20 ns tLLIV ALE Low to Valid Instruction In 233 4t CLCL -65 ns tLLPL ALE Low to PSEN Low 43 t CLCL -13 ns tPLPH PSEN Pulse Width 205 3t CLCL -20 ns tPLIV PSEN Low to Valid Instruction In 145 3t CLCL -45 ns tPXIX Input Instruction Hold after PSEN 00n s tPXIZ Input Instruction Float after PSEN 59 t CLCL -10 ns tPXAV PSEN to Address Valid 75 t CLCL -8 ns tAVIV Address to Valid Instruction In 312 5t CLCL -55 ns tPLAZ PSEN Low to Address Float 10 10 ns tRLRH RD Pulse Width 400 6t CLCL -100 ns tWLWH WR Pulse Width 400 6t CLCL -100 ns tRLDV RD Low to Valid Data In 252 5t CLCL -90 ns tRHDX Data Hold after RD 00n s tRHDZ Data Float after RD 97 2t CLCL -28 ns tLLDV ALE Low to Valid Data In 517 8t CLCL -150 ns tAVDV Address to Valid Data In 585 9t CLCL -165 ns tLLWL ALE Low to RD or WR Low 200 300 3t CLCL -50 3t CLCL +50 ns tAVWL Address to RD or WR Low 203 4t CLCL -75 ns tQVWX Data Valid to WR Transition 23 t CLCL -20 ns tQVWH Data Valid to WR High 433 7t CLCL -120 ns tWHQX Data Hold after WR 33 t CLCL -20 ns tRLAZ RD Low to Address Float 0 0 ns tWHLH RD or WR High to ALE High 43 123 t CLCL -20 t CLCL +25 ns

External Program Memory Read Cycle External Data Memory Read Cycle tLHLL tLLIV tPLIV tLLAX tPXIZ tPLPH tPLAZ tPXAV tAVLL tLLPL tAVIV tPXIX ALE PSEN PORT 0 PORT 2 A8 - A15 A0 - A7 A0 - A7 A8 - A15 INSTR IN tLHLL tLLDV tLLWL tLLAX tWHLH tAVLL tRLRH tAVDV tAVWL tRLAZ tRHDX tRLDV tRHDZ A0 - A7 FROM RI OR DPL ALE PSEN RD PORT 0 PORT 2 P2.0 - P2.7 OR A8 - A15 FROM DPH A0 - A7 FROM PCL A8 - A15 FROM PCH DATA IN INSTR IN

External Data Memory Write Cycle External Clock Drive Waveforms External Clock Drive Symbol Parameter Min Max Units 1/tCLCL Oscillator Frequency 0 24 MHz tCLCL Clock Period 41.6 ns tCHCX High Time 15 ns tCLCX Low Time 15 ns tCLCH Rise Time 20 ns tCHCL Fall Time 20 ns tLHLL tLLWL tLLAX tWHLH tAVLL tWLWH tAVWL tQVWX tQVWH tWHQX A0 - A7 FROM RI OR DPL ALE PSEN WR PORT 0 PORT 2 P2.0 - P2.7 OR A8 - A15 FROM DPH A0 - A7 FROM PCL A8 - A15 FROM PCH DATA OUT INSTR IN tCHCX tCHCX tCLCX tCLCL tCHCLtCLCH V - 0.5VCC 0.45V 0.2 V - 0.1VCC

0.7 VCC

Shift Register Mode Timing Waveforms AC Testing Input/Output Waveforms(1) Note: 1. AC Inputs during testing are driven at VCC - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at VIH min. for a logic 1 and VIL max. for a logic 0. Float Waveforms(1) Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when 100 mV change from the loaded VOH /VOL level occurs. Serial Port Timing: Shift Register Mode Test Conditions (VCC = 5.0 V ± 20%; Load Capacitance = 80 pF) Symbol Parameter

12 MHz Osc Variable Oscillator Units

tXLXL Serial Port Clock Cycle Time 1.0 12t CLCL µs tQVXH Output Data Setup to Clock Rising Edge 700 10t CLCL -133 ns tXHQX Output Data Hold after Clock Rising Edge 50 2t CLCL -117 ns tXHDX Input Data Hold after Clock Rising Edge 0 0 ns tXHDV Clock Rising Edge to Input Data Valid 700 10t CLCL -133 ns tXHDV tQVXH tXLXL tXHDX tXHQX ALE INPUT DATA CLEAR RI OUTPUT DATA WRITE TO SBUF INSTRUCTION CLOCK SET TI SET RI VALID VALID VALID VALIDVALID VALID VALID VALID 0.45V TEST POINTS V - 0.5VCC 0.2 V + 0.9VCC 0.2 V - 0.1VCC V LOAD + 0.1V Timing Reference Points V LOAD - 0.1V LOAD V V OL + 0.1V V OL - 0.1V

Ordering Information

(MHz) Power Supply Ordering Code Package Operation Range 12 5V ± 20% AT89C51-12AC 44A Commercial AT89C51-12JC 44J (0 °C to 70°C) AT89C51-12PC 40P6 AT89C51-12QC 44Q AT89C51-12AI 44A Industrial AT89C51-12JI 44J (-40 °C to 85°C) AT89C51-12PI 40P6 AT89C51-12QI 44Q 16 5V ± 20% AT89C51-16AC 44A Commercial AT89C51-16JC 44J (0 °C to 70°C) AT89C51-16PC 40P6 AT89C51-16QC 44Q AT89C51-16AI 44A Industrial AT89C51-16JI 44J (-40 °C to 85°C) AT89C51-16PI 40P6 AT89C51-16QI 44Q 20 5V ± 20% AT89C51-20AC 44A Commercial AT89C51-20JC 44J (0 °C to 70°C) AT89C51-20PC 40P6 AT89C51-20QC 44Q AT89C51-20AI 44A Industrial AT89C51-20JI 44J (-40 °C to 85°C) AT89C51-20PI 40P6 AT89C51-20QI 44Q 24 5V ± 20% AT89C51-24AC 44A Commercial AT89C51-24JC 44J (0 °C to 70°C) AT89C51-24PC 40P6 AT89C51-24QC 44Q AT89C51-24AI 44A Industrial AT89C51-24JI 44J (-40 °C to 85°C) AT89C51-24PI 40P6 AT89C51-24QI 44Q Package Type 44A 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) 44J 44-lead, Plastic J-leaded Chip Carrier (PLCC) 40P6 40-lead, 0.600” Wide, Plastic Dual Inline Package (PDIP) 44Q 44-lead, Plastic Gull Wing Quad Flatpack (PQFP)

Controlling dimension: millimeters 1.20(0.047) MAX 10.10(0.394) 9.90(0.386)SQ 12.21(0.478) 11.75(0.458)SQ 0.75(0.030) 0.45(0.018) 0.15(0.006) 0.05(0.002) 0.20(.008) 0.09(.003) 0.80(0.031) BSC PIN 1 ID 0.45(0.018) 0.30(0.012) .045(1.14) X 45° PIN NO. 1 IDENTIFY .008(.203) .021(.533) .013(.330) .630(16.0) .590(15.0) .043(1.09) .020(.508) .120(3.05) .090(2.29) .180(4.57) .165(4.19) .500(12.7) REF SQ .032(.813) .026(.660) .050(1.27) TYP .656(16.7) .650(16.5) .695(17.7) .685(17.4)SQ SQ 2.07(52.6) 2.04(51.8) PIN .566(14.4) .530(13.5) .090(2.29) MAX .005(.127) MIN .065(1.65) .015(.381) .022(.559) .041(1.04)

15 REF

.690(17.5) .610(15.5) .630(16.0) .590(15.0) .012(.305) .008(.203) .110(2.79) .090(2.29) .161(4.09) .125(3.18) SEATING PLANE .220(5.59) MAX 1.900(48.26) REF Controlling dimension: millimeters 13.45 (0.525) 12.95 (0.506) 0.50 (0.020) 0.35 (0.014) SQ PIN 1 ID 0.80 (0.031) BSC 10.10 (0.394) 9.90 (0.386)SQ 70.17 (0.007) 0.13 (0.005) 1.03 (0.041) 0.78 (0.030) 2.45 (0.096) MAX 0.25 (0.010) MAX 44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flatpack (TQFP) Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-026 ACB 44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AC 40P6, 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) 44Q, 44-lead, Plastic Quad Flat Package (PQFP) Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-022 AB