AN610

Silicon Laboratories

Si48XX ATDD PROGRAMMING GUIDE

Manufacturer: Silicon Laboratories

Document: 71 Pages / 1Mb

Request Quote Download Datasheet Read online HTML view

More from Silicon Laboratories Browse A parts

Online Datasheet

Read AN610 online.

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 71

Technical content

Rev. 0.3 3/13 Copyright © 2013 by Silicon Laboratories AN610 AN610 Si48 XX ATDD P ROGRAMMING G UIDE 1. Introduction 1.1. Scope This document provides an overview of the programmi ng requirements for the Si4822/26/27/40/44 analog tune digital display (ATDD) AM/FM/SW receiver. The hardware control interface and software commands are detailed along with several examples of the required steps to configure the device for various modes of operation. 2. Overview The Si4822/26/27/40/44 family of products is programmed using commands and responses. To perform an action, the system controller writes a command byte and associat ed arguments, causing the de vice to execute the given command. The device will, in turn, pr ovide a response depending on the ty pe of command that was sent. Section “6. Commands and Responses” and Section “7. Commands and Properties” describe the procedures for using commands and responses and provide complete lists of commands, properties, and responses. The device has a slave control interface that allows the system controller to send commands to and receive responses from the device using 2-wire mode (I 2C and SMBUS compatible) serial protocol (or bus modes). The following sections provide guidelines for programming the ATDD device: Section "4. ATDD Device Overview" on page 4 gives an overview of the ATDD device. Section "5. ATDD Device Power On/Off and Band Switch Overview" on page 7 gives an overview of the Power on / off and the band switching sequencing for the ATDD device. Section "8. Control Interface" on page 55 describes the control interface in details. Section "9. Powerup" on page 58 describes the options for the sequencing of VDD and VIO power supplies, provision of the reference clock, RCLK, and sending of the ATDD_POWER_UP command. Section "10. Powerdown" on page 59 describes sending of the POWER_DOWN command and removing VDD and VIO power supplies as necessary. Section "11. Programming Example" on page 60 provides the flowcharts and step-by-step procedures for programming the device. Note: The ATDD family has its own power up and getting status commands which are different from previous Si47xx DTDD family. To differentiate, we use “ATDD_POWER_UP” and ATDD_GET_STATUS to denote the ATDD specific commands instead of the general Si47xx “POWER_UP” and “STATUS” commands.

Table 1. Product Family Function *Note: New features have been added to Si4844-B20 that are not available in the older Si4844-A10 part.

Rev. 0.3 3 3. Terminology DTDD— Digital Tune Digital Display ATDD— Analog Tune Digital Display ATAD— Analog Tune Analog Display SDIO— 2-wire bus mode Serial data in/data out pin (Compatible to I 2C SDA pin) SCLK— 2-wire bus mode Serial clock pin (Compatible I 2C SCL pin) RST or RSTb—Reset pin, active low IRQ— Interrupt request pin, active high RCLK—External reference clock CTS—Clear to send NVM—Non-volatile inte rnal device memory Device—Refers to the AM/FM/SW Receiver System Controller—Refers to the system microcontroller CMD—Command byte COMMANDn—Command register (16-bit) in 3-Wire mode (n = 1 to 4) ARGn—Argument byte (n = 1 to 7) STATUS—Status byte RESPn—Respons e byte (n = 1 to 15) RESPONSEn—Response register (16-bi t) in 3-Wire mode (n = 1 to 8)

device (various frequencies can be selected) or by using a 32.768 kHz crystal instead. command to specify this band properties priority.

After reset, the host controller needs to wait till the first IRQ pulse is finished before sending a command;

i.e. send a command after the IRQ falling edge or wait 2.5 ms after the IRQ rising edge.

The pulse width of the I2C clock signal (i.e., high to low level ratio) must be equal or greater than 50%.
After sending either the ATDD_GET_STATUS command 0xE0 or the ATDD_POWER_UP command 0xE1,

(down to 50 µs is recommended). controller firmware with respect to the new timing requirements. Table 2. ATDD Device Hardware Interface

Figure 3. System Controller Powerup Timings for I2C speed > 10 kHz

ATDD Device Power On/Off and Band Switch Overview

Figure 4. Band Detection by ATDD Device new band number and optional band properties.

System controller resets the ATDD device and releases the RSTb pin.
System controller waits till first IRQ is received (indicates that the ATDD device is ready to receive
System controller issues ATDD_GET_STATUS command to obtain the ATDD device status. The system
System controller issues ATDD_POWER_UP command with the bulleted arguments below to power up the

For first power up, set ARG1 bit[5:0] BANDIDX = 0 as host doesn’t know the actual band number. crystallization time is enough or set the XOWAIT bit = 1 for a longer time of 900 ms. Optionally include ARG2 ARG3* if new band bottom frequency is different from default. Optionally include ARG4 ARG5* if new band top frequency is different from default. Optionally include ARG6* if new band channel space is different from default (AM only). Optionally include ARG7 for new features of Si4827 and Si4844B devices.

System controller waits till IRQ is received again when the valid band is detected.
System controller issues ATDD_GET_STATUS command to obtain the latest status:

REPLY1bit[5:0] BANDIDX for later use.

8 Rev. 0.3 ATDD_POWER_UP command again with the known band index to switch to the correct band. If HOSTRST bit = 1, i.e., band switching is across different band modes, the host is required to reset the ATDD device and wait for IRQ received, and then issue the ATDD_POWER_UP command again with the known band index. 7. System controller waits till further IRQ is received for the tune wheel frequency ready. 8. System controller issues ATDD_GET_STATUS command to obtain the latest status for display: If REPLY0 bit[4] INFORDY, bit = 1, i.e., info ready, the host can read and display the status, i.e., the band mode, the station and stereo states. The tune frequency is ready when combined frequency of REPLY2, REPLY3 is a non-zero (4-digit BCD number). Host should always save the REPLY1 bit[5:0] BANDIDX band index byte for later use. 9. Optionally system controller can issue the ATDD_AUDIO_MODE command to specify number of audio options (FM example): AUDIO_MODE bits selects one of the audio output modes: (0) digital volume mode, (1) bass/treble mode, (2) bass/treble with volume control mix mode 1, (3) bass/treble with volume control mix mode 2 ADJPT_ATTN bit specifies if the 100 kHz adjacent points have audio output attenuated by 2 dB or not. ADJPT_STEO bit specifies if the 100 kHz adjacent points have stereo indicator and stereo separation. FM_MONO bit specifies if FM audio output is forced mono or stereo. 10. Optionally, the system controller can issue the SET_PROPERTY command to change the receive volume, bass/treble level, FM de-emphasis, soft-mute, and banding properties to override the default settings. *Note: If pin 1 of Si4822/26/40/44 SSOP24 packaged ATDD devices has been pulled up by the resistor, it is forced to use the default band properties. The band properties specified by the system controller, such as band top, band bottom, channel space, FM de-emphasis, and FM blend RSSI mono thresholds, will be ignored and have no effects. 5.1.2. Band Switch Sequence 1. The ATDD device detects band is changed and then interrupts the system controller when band is switched by user. 2. System controller waits for any IRQ is received: 3. System controller issues ATDD_GET_STATUS command to obtain the latest status: If REPLY0 bit[4] INFORDY bit = 1, i.e. band info ready, the host is required to save the band index in REPLY1 bit[5:0] BANDIDX for later use. Host checks REPLY0 bit[7] HOSTRST bit and bit[6] HOSTPOWERUP bit for any host required actions and handles it accordingly. If HOSTPOWERUP bit = 1, i.e.,band switching is within same band mode, the host is required to issue the ATDD_POWER_UP command again with the known band index to switch to the correct band. If HOSTRST bit = 1, i.e., band switching is across different band modes, the host is required to reset the ATDD device and wait for IRQ received, and then issue the ATDD_POWER_UP command again with the known band index. 4. System controller waits till further IRQ is received for the tune wheel frequency ready. 5. System controller issues ATDD_GET_STATUS command to obtain the latest status for display: If REPLY0 bit[4] INFORDY bit = 1, i.e. info ready, the host can read and display the status, i.e. the band mode, the station, and stereo states. The tune frequency is ready when combined frequency of REPLY2, REPLY3 is non-zero (4-digit BCD number). Host should always save theREPLY1 bit[5:0] BANDIDX band index byte for later use. 6. Optionally, the system controller can issue the ATDD_AUDIO_MODE command to select one of the audio output modes: (0) digital volume mode, (1) bass/treble mode, (2) bass/treble with volume control mix mode 1, (3) bass/treble with volume control mix mode 2 (FM example). 7. Optionally, the system controller can issue the SET_PROPERTY command to change the receive volume, bass/treble level, FM de-emphasis, soft-mute, and banding properties to override the default settings (FM example).

System controller can optionally issue the POWER_DOWN command first to stop device current
System controller holds the ATDD device RSTb pin in low state in power off. The current consumption of

Figure 5. Band Detection and Control by System Controller again, then issue the same power up command with the new band number with optional band properties.

System controller resets the ATDD device and releases the RSTb pin.
System controller waits till first IRQ is received (indicates that the ATDD device is ready to receive
System controller issues ATDD_GET_STATUS command to obtain the ATDD device status. The system
System controller issues ATDD_POWER_UP command with the bulleted arguments below to power up the

Set ARG1 bit[5:0] BANDIDX band index to the desired band number. typical 600 ms crystallization time is enough or set the XOWAIT bit = 1 for a longer time of 900 ms. Optionally include ARG2 ARG3* if new band bottom frequency is different from default. Optionally include ARG4 ARG5* if new band top frequency is different from default. Optionally include ARG6* if new band channel space is different from default (AM only). Optionally include ARG7 for new features of Si4827 and Si4844B devices.

System controller waits till IRQ is received for the tune wheel frequency ready.
System controller issues ATDD_GET_STATUS command to obtain the latest status for display:

band mode, the station, and stereo states.

Optionally, the system controller can issue the ATDD_AUDIO_MODE command to specify the number of

10 Rev. 0.3 audio options (FM example): AUDIO_MODE bits selects one of the audio output modes: (0) digital volume mode, (1) bass/treble mode, (2) bass/treble with volume control mix mode 1, (3) bass/treble with volume control mix mode 2. ADJPT_ ATTN bit specifies if the 100 kHz adjacent points have audio output attenuated by 2 dB or not. ADJPT_STEO bit specifies if the 100 kHz adjacent points have stereo indicator and stereo separation. FM_MONO bit specifies if FM audio output is forced mono or stereo. 8. Optionally, the system controller can issue the SET_PROPERTY command to change the receive volume, bass/treble level, FM de-emphasis, soft-mute, and banding properties to override the default settings. *Note: If pin 1 of the Si4822/26/40/44 SSOP24 packaged ATDD devices has been pulled up by the resistor, it is forced to use default band properties. The system controller-specified band properties (i.e., band top, band bottom, channel space, FM de-emphasis, FM blend RSSI mono thresholds) will be ignored and have no effects. 5.2.2. Band Switch Sequence 1. Depends on system controller wants to switch to the new band within the same band mode across different band modes. 2. If system controller wants to switch band within same band mode, it can directly issue the power up command as in step 3. Otherwise, it needs to reset ATDD device first and wait till IRQ is received to power up the ATDD device again. 3. System controller issues ATDD_POWER_UP command with the bulleted arguments below to power up the device: Set ARG1 bit[5:0] BANDIDX band index to the desired band number. Set ARG1 bit[7] XOSEN bit = 1 if a 32.768 kHz crystal is in use. Set ARG1 bit[6] XOWAIT bit =0 if typical 600 ms crystallization time is enough or set the XOWAIT bit = 1 for a longer time of 900 ms. Optionally include ARG2 ARG3* if new band bottom frequency is different from default. Optionally include ARG4 ARG5* if new band top frequency is different from default. Optionally include ARG6* if new band channel space is different from default (AM). Optionally include ARG7 for new features of Si4827 and Si4844B devices. 4. System controller waits till IRQ is received for the tune wheel frequency ready. 5. System controller issues ATDD_GET_STATUS command to obtain the latest status for display: If REPLY0 bit[4] INFORDY bit = 1, i.e. info ready, the host can read and display the status, such as the band mode, station, and stereo states. The tune frequency is ready when combined frequency of REPLY2, REPLY3 is non-zero (4-digit BCD number). 6. Optionally, the system controller can issue the ATDD_AUDIO_MODE command to select one of the audio output modes: (0) digital volume mode, (1) bass/treble mode, (2) bass/treble with volume control mix mode 1, (3) bass/treble with volume control mix mode 2 (FM example). 7. Optionally, the system controller can issue the SET_PROPERTY command to change the receive volume, bass/treble level, FM de-emphasis, soft-mute, and banding properties to override the default settings (FM example). *Note: If pin 1 of the Si4822/26/40/44 SSOP24 packaged ATDD devices has been pulled up by resistor, it is forced to use default band properties. The system controller optionally specified band properties (i.e., band top, band bottom, channel space, FM de-emphasis, FM blend RSSI mono thresholds) will be ignored and have no effects. 5.2.3. Power Off Sequence 1. System controller can optionally issue the POWER_DOWN command first to stop device current operations. 2. System controller holds the ATDD device RSTb pin in low state in power off. The current consumption of the ATDD device will be at about 10 µA at 3.3 V supply. (Note that the Si47xx DTDD device POWER_UP commands is not supported in the ATDD device. The system controller needs to reset the device and issue ATDD_POWER_UP command to power up.)

complete list of commands is available in Section “7. Commands and Properties” . response (RESP). The second co lumn lists the data byte or bytes in hexa decimal that are being sent or received. properties is available in “7. Commands and Properties” . SET_PROPERTY command and 1 argument bytes. ARG1 of the SET_PROPERTY command is always 0x00. used to set the property value, PROPD (0x003F max digital volume level in the example). Section “8. Control Interface” details the required bit transactions on the 2-wire bus mode. Table 3. Using the ATDD_POWER_UP Command Table 4. Using the SET_PROPERTY Command

The following two subsections list all the commands and properties used by each component. Table 5. FM Receiver Command Summary commands instead of the general Si47xx “POWER_UP” and “STATUS” commands.

Table 6. FM Receiver Property Summary 0x0201 REFCLK_FREQ Sets frequency of reference clock in Hz. The range is 31130 to 34406 Hz or 0 to disable the AFC. ation per dB SNR below the soft mute SNR threshold. to disable soft mute. Default is 16 dB. is band-dependent (either 0x9F or 0xB2). Note: Applicable to Si4840/44 parts only. Note: Applicable to Si4840/44 parts only. Note: Applicable to Si4840/44 parts only.

14 Rev. 0.3 7.1.1. FM Receiver Commands Command 0xE0. ATDD_GET_STATUS Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 11 1 0 0 0 0 0 Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS HOSTRST HOSTPWRUP INFORDY STATION STEREO* BCFG1 BCFG0 RESP1 BANDMODE BANDIDX RESP2 CHFREQ[15:8] RESP3 CHFREQ[7:0] RESP Bit Name Function STATUS 7 CTS Clear to Send. 0 = Wait before sending next command. 1 = Clear to send next command STATUS 6 HOSTRST Host Reset. 0 = None 1= Host reset action requested STATUS 5 HOSTPWRUP Host Power Up.1 0 = None 1= Host sending ATDD_POWER_UP command action requested Notes: 1. For band detection by the ATDD device case, the system controller is always required to check the host actions bits and handle them correctly first. (i.e., HOSTRST and HOSTPWRUP bits.) HOSTRST bit = 1, reset the ATDD device. HOSTPWRUP bit = 1, issue the ATDD_POWER_UP command with the valid band index detected. 2. During power up case, the system controller should not display any of the channel frequency, band mode, band index, station, or stereo statuses until the INFORDY bit is set. The host controller should not display the channel frequency when CHFREQ remains zero even when INFORDY=1. Furthermore, the system controller is advised to save the band index for later use whenever the INFORDY bit is set.For example, when the band switches from FM to AM, the system controller is required to reset the ATDD device and then issue the ATDD_POWER_UP command with the new band index, which is the saved valid band index value, before resetting the device. After power up, whenever the ATDD device detects changes in any of the statuses, it will generate a high pulse on its IRQ pin to interrupt the system controller. The system controller is then required to issue the ATDD_GET_STATUS command to get the latest tune status and update its display contents accordingly. 3. For FM band, if the China TV channel audio sub-carrier display feature is enabled, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 50 kHz for the channel frequency. 4. For SW band, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 5 kHz for the channel frequency.

Rev. 0.3 15 STATUS 4 INFORDY Information Ready.2 0 = Tune info not ready yet 1 = Tune info ready (i.e., Band mode, band index, channel frequency, sta- tion, and stereo indicators) STATUS 3 STATION Station Indicator. 0 = Station invalid 1 = Station valid STATUS 2 STEREO Stereo indicator. 0 = Stereo off 1 = Stereo on *Note: Applicable to Si4840/44 parts FM function only. STATUS 1 BCFG1 Band CFG1 (Band Properties Priority). 0 = ATDD device accepts host customized band properties 1 = ATDD device ignores host customized band properties STATUS 0 BCFG0 Band CFG0 (Band Detection Configuration). 0 = ATDD device detects band 1 = Host detects band RESP1 7:6 BANDMODE Band Mode Detected. 0 = FM mode 1 = AM mode 2 = SW mode RESP1 5:0 BANDIDX Band Index Detected. 0~19: FM band 20~24: AM band 25~40: SW band RESP2:3 15:0 CHFREQ Channel Frequency. The channel frequency is a 16-bit word of 4 digits in BCD format: FM 3 0640..1090 (64.0–109.0 MHz) AM 0504..1750 (504–1750 kHz) SW RESP Bit Name Function Notes: 1. For band detection by the ATDD device case, the system controller is always required to check the host actions bits and handle them correctly first. (i.e., HOSTRST and HOSTPWRUP bits.) HOSTRST bit = 1, reset the ATDD device. HOSTPWRUP bit = 1, issue the ATDD_POWER_UP command with the valid band index detected. 2. During power up case, the system controller should not display any of the channel frequency, band mode, band index, station, or stereo statuses until the INFORDY bit is set. The host controller should not display the channel frequency when CHFREQ remains zero even when INFORDY=1. Furthermore, the system controller is advised to save the band index for later use whenever the INFORDY bit is set.For example, when the band switches from FM to AM, the system controller is required to reset the ATDD device and then issue the ATDD_POWER_UP command with the new band index, which is the saved valid band index value, before resetting the device. After power up, whenever the ATDD device detects changes in any of the statuses, it will generate a high pulse on its IRQ pin to interrupt the system controller. The system controller is then required to issue the ATDD_GET_STATUS command to get the latest tune status and update its display contents accordingly. 3. For FM band, if the China TV channel audio sub-carrier display feature is enabled, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 50 kHz for the channel frequency. 4. For SW band, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 5 kHz for the channel frequency.

configured to analog audio outputs (LOUT/ROUT) only.

ATDD_POWER_UP command 0xE1
ATDD_GET_STATUS command 0xE0

The ATDD_POWER_UP command should be issued after the system controller has reset the device successfully. initiates the boot process to move the device from active waiting state to normal operating state. tuning. However, the tune wheel position of the PVR c an be represented only in finite resolutions per band. interrupt. The CTS function is always enabled by default and cannot be disabled by the system controller. bands.Theyare supported only via API and the system controller programming the extended band range. controller is allowed to re-configure a wider band range without the 230 channel resolution restriction. bands, 8 of which are standard narrow ranges while another 8 bands are wider ranges. then issue ATDD_POWER_UP with the detected band number and optional band properties. Table 7. ATDD Device Band Index Corresponding Function *Note: The AM and SW bands share a single firmware function.

Table 8. Pre-defined Band Table

0 FM1 87–108 MHz 75 µs 6 dB separation, RSSI = 20

1 FM1 87–108 MHz 75 µs 12 dB separation, RSSI = 28

2 FM1 87–108 MHz 50 µs 6 dB separation, RSSI = 20

3 FM1 87–108 MHz 50 µs 12 dB separation, RSSI = 28

12 FM4 76–90 MHz 75 µs 6 dB separation, RSSI = 20

13 FM4 76–90 MHz 75 µs 12 dB separation, RSSI = 28

14 FM4 76–90 MHz 50 µs 6 dB separation, RSSI = 20

15 FM4 76–90 MHz 50 µs 12 dB separation, RSSI = 28

16 FM5 64–87 MHz 75µs 6 dB separation, RSSI = 20

17 FM5 64–87 MHz 75 µs 12 dB separation, RSSI = 28

18 FM5 64–87 MHz 50 µs 6 dB separation, RSSI = 20

19 FM5 64–87 MHz 50 µs 12 dB separation, RSSI = 28

20 AM1 520–1710 kHz 10 kHz

21 AM2 522–1620 kHz 9 kHz

22 AM3 504–1665 kHz 9 kHz

23 AM4 520–1730 kHz 10 kHz

24 AM5 510–1750 kHz 10 kHz

*Note: The Stereo Separation specification is applicable to Si4840/44 FM stereo parts only.

*Note: Additional command argument ARG7 is supported by Si4827/44B parts only. Table 8. Pre-defined Band Table (Continued) *Note: The Stereo Separation specification is applicable to Si4840/44 FM stereo parts only.

Rev. 0.3 19 ARG Bit Name Function 17 XOSCEN Crystal Oscillator Enable. 0 = Use external RCLK (crystal oscillator disabled). 1 = Use crystal oscillator (XTALI and XTALO with external 32.768 kHz crystal). See the Si484x Data Sheet Application Schematic for external BOM details. 16 XOWAIT Crystal Oscillator Stabilization Wait Time After Reset. 0 = 600 ms (for typical crystal) 1 = 900 ms (for crystal requiring extra stabilization time) Note: Applicable to Si4822/26/40/44A parts only. Later Si4827/44B parts don’t care this bit and will wait till crystal oscillation is stable unconditionally. 15 : 0 BANDIDX Band Index to Set.1 0~19: FM band number range 20~24: AM band number range 25~40: SW band number range 2:3 15:0 BANDBOT 2,4 Band Bottom Frequency Limit. FM 6400..10900 (64.0–109.0 MHz) AM 510..1750 (510–1750 kHz) SW 2300..28500 (2.3–28.5 MHz) 4:5 15:0 BANDTOP2,4 Band Top Frequency Limit. FM 6400..10900 (64.0–109.0 MHz) AM 510..1750 (510–1750 kHz) SW 2300..28500 (2.3–28.5 MHz) 67 : 0 CHSPC 2,3 Channel Spacing. FM 10 (e.g.,100 kHz) AM 9 or 10 (e.g., 9 kHz or 10 kHz) SW 5 (e.g., 5 kHz)

77 TVFREQ

5 TV Audio Channel Frequency Display. 0 = Disable TV audio channel frequency display format 1 = Enable TV audio channel frequency display format Note: Applicable to Si4827 and Si4844B parts and FMRX mode only 76 UNI_AM5 Universal AM Band. 0 = Disable universal AM band (default AFC range of 1.1 kHz) 1 = Enable universal AM band (wider AFC range in tuning) Note: Applicable to Si4827 and Si4844B parts and AMRX mode only 75 DFBAND5 Default Band Settings. 0 = Allow host controller to override the band property settings 1 = Force to use tuner default band property settings Note: Applicable to Si4827 part only

20 Rev. 0.3 Response Notes: 1. The band index to set for the ATDD device band detection case needs to be consistent with the band index detected by the device (e.g., band index reads from ATDD_GET_STATUS command when INFORDY bit is set.) 2. The band bottom, top, and channel spacing arguments are optional and can be omitted if the system controller doesn’t need to override the corresponding default band properties. However, if pin 1 of the Si4822/26/40/44 ATDD parts has been pulled up by the resistor, it is forced to use default band properties. The system controller optionally specified band properties will be ignored and have no effects. 3. The channel spacing is configurable for the AM band mode only. System controller can select between 9 (9 kHz) and 10 (10 kHz) channel space. For FM and SW, it should be set to 10 (100 kHz) and 5 (5 kHz) respectively. 4. System controller can re-program the band frequency limits, i.e., BANDBOT and BANDTOP, of a band to override the default values. For Si4822/26/40/44A ATDD parts, the programmed values must satisfy the following requirements for proper tuning operation: BANDBOT needs to be multiple of CHSPC; i.e., exact dividable by the channel spacing. (BANDTOP – BANDBOT)/(CHSPC) must be in 50…230 range When programming the BANDTOP value, the system controller is required to add extra margin to guarantee the band top frequency can be reached. FM: 70 kHz (value of 7) margin is required AM: 6 kHz (value of 6) margin is required SW: 4 kHz (value of 4) margin is required For example, to program the customized FM band from 80–103 MHz of the total 230 channels, the values set for BANDBOT is 8000 and BANDTOP is (10300+7) which is 10307. For later Si4827/44B ATDD parts which support wide FM a nd wide SW bands, system controller is allowed to set BANDBOT and BANDTOP for the maximum band range without restrictions. System controller is no longer required to reserve extra margin when programming the BANDTOP . BANDBOT and BANDBOT need to be multiple of CHSPC; i.e., exact dividable by the channel spacing. 5. ARG7 is supported by Si4827/44B parts only. System controller is optional to send this argument in the ATDD_POWER_UP command if advanced features are needed. Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS ERR ERRCODE

Rev. 0.3 21 Command 0xE2. ATDD_AUDIO_MODE Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 11 1 0 0 0 1 0 ARG1 OPCODE Reserved ADJPT_STEO AD JPT_ATTN FM_MONO* AUDIOMODE ARG Bit Name Function 17 O P C O D E Operation Code. 0 = Set audio mode and settings 1 = Get current audio mode and settings without setting 1 4 ADJPT_STEO Station Adjacent Tune Wheel Positions Stereo Option. 0 = Adjacent points allow stereo separation and stereo indicator on (default) 1 = Adjacent points disable stereo separation and stereo indicator are off 1 3 ADJPT_ATTN Station Adjacent Tune Wheel Positions Audio Attenuation Option. Audio attention of adjacent tune wheel positions of a station: 0 = {–2 dB, -0dB, –2 dB} i.e., adjacent points volume levels –2 dB (default) 1 = {–0 dB, -0dB, –0 dB} i.e., adjacent points same volume levels 12F M _ M O N O FM Mono/Stereo. 0 = Stereo audio output (default) 1 = Mono audio output *Note: Applicable to Si4840/44 FM stereo parts only. Setting this bit for FM mono parts will have no effect. 1 1:0 AUDIOMODE Audio Mode. 0 = Digital volume mode (no bass/treble effect, volume levels from 0 to 63) 1 = Bass/treble mode (no digital volume control, fixed volume level at 59) 2 = Mixed mode 1 (bass/treble and digital volume coexist, max volume = 59) 3 = Mixed mode 2 (bass/treble and digital volume coexist, max volume = 63) Default is 3 (Mixed mode 2) Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS ERR Reserved ADJPT_STEO ADJPT_ATTN FM_MONO AUDIOMODE

22 Rev. 0.3 Command 0x10. GET_REV Returns the part number, chip revisi on, firmware revision, patch revision , and component revision numbers. The command is complete when the CTS bit (and optional interrupt) is set. This command may only be sent when in power up mode. Command arguments: None Response bytes: Eight Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 0 0 B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved RESP1 PN[7:0] RESP2 FWMAJOR[7:0] RESP3 FWMINOR[7:0] RESP4 Reserved RESP5 Reserved RESP6 CMPMAJOR[7:0] RESP7 CMPMINOR[7:0] RESP8 CHIPREV[7:0] RESP Bit Name Function 1 7:0 PN Final 2 digits of Part Number (HEX). 2 7:0 FWMAJOR Firmware Major Revision (ASCII). 3 7:0 FWMINOR Firmware Minor Revision (ASCII). 6 7:0 CMPMAJOR Component Major Revision (ASCII). 7 7:0 CMPMINOR Component Minor Revision (ASCII). 8 7:0 CHIPREV Chip Revision (ASCII).

Rev. 0.3 23 Command 0x11. POWER_DOWN Moves the device from power up to power down mode. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Note that only the ATDD_POWER_UP and ATDD_GET_STATUS commands are accepted in power dow n mode. If the system controller writes a command other than the two commands when in power down mode, the device does not respond. The device will only respond when an ATDD_POWER_UP command is written. GPO pins are powered down and not active during this state. Note: The following describes the state of all the pins when in powerdown mode: ROUT, LOUT = HiZ Command arguments: None Response bytes: None Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 0 1 B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved

24 Rev. 0.3 Command 0x12. SET_PROPERTY Sets a property shown in Table 5, “FM Receiver Command Summary,” on page 12. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Command Arguments: Five Response bytes: None Command Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 1 0 ARG1 00 0 0 0 0 0 0 ARG2 PROP H[7:0] ARG3 PROPL[7:0] ARG4 PROPDH[7:0] ARG5 PROPDL[7:0] ARG Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P H Property High Byte. This byte in combination with PROPL is used to specify the property to modify 37 : 0 P R O P L Property Low Byte. This byte in combination with PROPH is used to specify the property to modify 47 : 0P R O P D H Property Value High Byte. This byte in combination with PROPDL is used to specify the property to modify 57 : 0P R O P D L Property Value Low Byte. This byte in combination with PROPDH is used to specify the property to modify

Rev. 0.3 25 Command 0x13. GET_PROPERTY Gets a property as shown in Table 5, “FM Receiver Command Summary,” on page 12. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Command arguments: Three Response bytes: Three Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 1 1 ARG1 00 0 0 0 0 0 0 ARG2 PROP H[7:0] ARG3 PROPL[7:0] ARG Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P H Property High Byte. This byte in combination with PROPL is used to specify the property to get 37 : 0 P R O P L Property Low Byte. This byte in combination with PROPH is used to specify the property to get B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved RESP1 0 000 00 0 0 RESP2 PROPDH[7:0] RESP3 PROPDL[7:0] RESP Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P D H Property Value High Byte. This byte in combination with PROPDL represents the requested property value 37 : 0 P R O P D L Property Value Low Byte. This byte in combination with PROPDH represents the requested property value

frequencies up to 311300 Hz. The following table summarizes these reference clock gaps. Figure 6. REFCLK Prescaler be reconfigured accordingly. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 32768 Hz. Table 9. XTLI Reference Clock Frequency Gaps 15:2 REFCLKF[15:0] Frequency of Reference Clock in Hz.

Rev. 0.3 27 Property 0x0202. REFCLK_PRESCALE Sets the number used by the prescaler to divide the external reference clock frequency down to the internal REFCLK. The range may be between 1 and 4095 in 1 unit steps. For example, an XTALI reference clock of 13 MHz would require a prescaler value of 400 to divide it to 3250 Hz. The reference clock frequency property would then need to be set to 32500 Hz. The reference clock must be valid 10 ns before the chip reset signal. In addition, the reference clock must be valid at all times for proper tuning and AFC operations. XTALI reference clock input frequency could be changed but is not recomm ended and REFCLK properties values need to be reconfigured accordingly. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1. Default: 0x0001 Step: 1 Range: 1-4095. B i t D 1 5 D 1 4 D 1 3D 1 2D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4 D 3 D 2 D 1 D 0 Name 000 R C L K SEL REFCLK[11:0] Bit Name Function 15:13 Reserved Always write to 0. 12 RCLKSEL RCLKSEL. 0 = RCLK pin is clock source. 1 = Reserved 11:0 REFCLKP[11:0] Prescaler for Reference Clock. Integer number used to divide clock frequency down to REFCLK frequency. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 5%), or 0 (to disable AFC).

28 Rev. 0.3 Property 0x4000. RX_VOLUME Sets the audio output volume. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 63. Default: 0x003F Step: 1 Range: 0–63 Property 0x4001. RX_HARD_MUTE Mutes the audio output. L and R audio outputs may be muted independently. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is un-mute (0x0000). Default: 0x0000 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0000000 0 0 0 V O L [ 5 : 0 ] Bit Name Function 15:6 Reserved Always write to 0. 5:0 VOL Output Volume. Sets the output volume level. The max level is dependent on the audio mode selected. 0 - Digital volume mode: Actual volume level ranges from 0~63 1 - Bass/Treble mode: Actual volume level ranges from 0~59 2 - Mixed mode 1: Actual volume level ranges from 0~59 3 - Mixed mode 2: Actual volume level ranges from 0~63 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 000000000 00000 L M U TE RMU TE Bit Name Function 15:2 Reserved Always write to 0. 1L M U T E Left Mute. Mutes L Audio Output. 0R M U T E Right Mute. Mutes R Audio Output.

Rev. 0.3 29 Property 0x4002. RX_BASS_TREBLE Sets the audio output bass/treble effect. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 4. The bass effect is achieved by boosting the audio low frequency components and attenuating the audio frequency components. The treble effect is achieved vice versa. As additional dynamic range is required to process the bass/ treble effects, the maximum digital volume output le vel for maximum bass/treble effect is reduced by 5dB compared with no bass/treble effects. For the same reason, the audio SNR under the bass/treble audio mode is a few dB worst than that under the digital volume audio mode. Default: 0x0004 Step: 1 Range: 0–8 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0 0 0 0 0 0 0 0 0 0 0 BASSTREBLE[4:0] Bit Name Function 15:5 Reserved Always write to 0. 4:0 BASSTREBLE Bass/Treble level. Sets the output bass/treble effect level: 0 -Bass boost +4 (max) 1- Bass boost +3 2- Bass boost +2 3- Bass boost +1 (min) 4- Normal (No Bass/Treble effect) (Default) 5- Treble boost +1 (min) 6- Treble boost +2 7- Treble boost +3 8- Treble boost +4 (max)

30 Rev. 0.3 Property 0x4003. RX_ACTUAL_VOLUME Read only reflects the actual digital audio output volume in use. When bass/treble effect is enabled at high volume level, the actual volume read can be different from wh at the property 0x4000 RX_VOLUME set due to the extra dynamic range required for making the bass/treble effect. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 63. Default: 0x003F Step: 1 Range: 0–63 Property 0x1100. FM_DEEMPHASIS Sets the FM Receive de-emphasis to 50 or 75 μs. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 75 μs. Default: 0x0002 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0 0 0 0 0 0 0 0 0 0 ACT_VOL[5:0] Bit Name Function 15:6 Reserved Always write to 0. 5:0 ACT_VOL Actual Volume. Actual volume level ranges from 0~63 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 000000000 00000 D E E M P H [ 1 :0] Bit Name Function 15:2 Reserved Always write to 0. 1:0 DEEMPH FM De-emphasis. 10 = 75 μs. Used in USA 01 = 50 μs. Used in Europe, Australia, Japan, China 00 = Reserved 11 = Reserved

Rev. 0.3 31 Property 0x1300. FM_SOFT_MUTE_RATE Sets the attack and decay rates when entering and leaving soft mute. Later values increase rates, and lower values decrease rates. The CTS is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 64. Default: 64 Step: 1 Range: 1—255 Property 0x1301. FM_SOFT_MUTE_SLOPE Configures attenuation slope during soft mute in dB attenuation per dB SNR below the soft mute SNR threshold. Soft mute attenuation is the minimum of SMSL OPE x (SMTHR – SNR) and SMATTN. The recommended SMSLOPE value is CEILING(SMATTN/SMTHR) . SMATTN and SMTHR are set via the FM_SOFT_MUTE_MAX_ATTENUATION and FM_SOFT_MUTE_SNR_THRESHOLD properties. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. Default: 0x0002 Range: 0–63 Property 0x1302. FM_SOFT_MUTE_MAX_ATTENUATION Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 16 dB. Default: 0x0010 Units: dB Step: 1 Range: 0–31 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 00000000 S M R A T E [ 7 : 0 ] B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 00000000 S M S L O P E [ 7 : 0 ] Bit D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name 0000000 0 0 0 0 S M A T T N [ 4 : 0 ] Bit Name Function 15:5 Reserved Always write to 0. 4:0 SMATTN FM Soft Mute Maximum Attenuation. Set maximum attenuation during soft mute. If set to 0, then soft mute is dis- abled. Specified in units of dB in 1 dB steps (0–31). Default is 16 dB.

32 Rev. 0.3 Property 0x1303. FM_SOFT_MUTE_SNR_THRESHOLD Sets SNR threshold to engage soft mute. Whenever the SNR for a tuned frequency drops below this threshold, the FM reception will go in soft mute, provided soft mute max attenuation property is non-zero. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 4d B . Default: 0x0004 Units: dB Step: 1 Range: 0–15 Property 0x1207. FM_STEREO_IND_BLEND_THRESHOLD (Si4840/44 only) Sets the blend threshold for stereo indicator. The CTS bi t is set when it is safe to send the next command. This property may only be set or read when in powerup mo de. The default value is band dependent (either 0x9F or 0xB2) Default: 0x009F or 0x00B2 (Band dependent) Range: 0–0xFF B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0 0 0 0 0 0000000 S M T H R [ 3 : 0 ] Bit Name Function 15:2 Reserved Always write to 0. 3:0 SMTHR FM Soft Mute SNR Threshold. Threshold which will engage soft mute if the SNR falls below this. Specified in units of dB in 1 dB steps (0–15). Default is 4 dB. B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 00000000 B L E N D [ 7 : 0 ]

Rev. 0.3 33 Property 0x1800. FM_BLEND_RSSI_STEREO_THRESHOLD (Si4840/44 only) Sets RSSI threshold for stereo blend (full stereo above threshold, blend below threshold). To force stereo, set to 0. To force mono, set to 127. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 49 dBμV. Default: 0x0031 Units: dBμV Step: 1 Range: 0–127 Property 0x1801. FM_BLEND_RSSI_MONO_THRESHOLD (Si4840/44 only) Sets RSSI threshold for mono blend (full mono below threshold, blend above threshold). To force stereo, set this to 0. To force mono, set this to 127. The CTS is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is band dependent (0x0008 or 0x0007) Default: 0x0008 or 0x0007 (Band dependent) Units: dBμV Step: 1 Range: 0–127 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 000000000 S T R T H R E S H [ 6 : 0 ] B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 000000000 M O N O T H R E S H [ 6 : 0 ]

AM_SW. The main difference among AM and SW is on the frequency range. Table 10. AM/SW Receiver Command Summary 0xE0 ATDD_GET_STATUS Gets tune freq, ban d, and etc., status of the device. 0xE1 ATDD_POWER_UP Power up device, band selection, and band properties setup. 0xE2 ATDD_AUDIO_MODE Audio output mo de: get/set audio mode settings. 0x10 GET_REV Returns the revision information of the device. 0x11 POWER_DOWN Power down device. 0x12 SET_PROPERTY Sets the value of a property. 0x13 GET_PROPERTY Retrieves a property's value. commands instead of the general Si47xx “POWER_UP” and “STATUS” commands.

Table 11. AM/SW Receiver Property Summary 0x0201 REFCLK_FREQ Sets frequency of reference clock in Hz. The range is 31130 to 34406 Hz, or 0 to disable the AFC. uation per dB SNR below the soft mute SNR threshold.

36 Rev. 0.3 7.2.1. AM/SW Receiver Commands Command 0xE0. ATDD_GET_STATUS Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 11 1 0 0 0 0 0 Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS HOSTRST HOSTPWRUP INFORDY STATION STEREO* BCFG1 BCFG0 RESP1 BANDMODE BANDIDX RESP2 CHFREQ[15:8] RESP3 CHFREQ[7:0] RESP Bit Name Function STATUS 7 CTS Clear to Send. 0 = Wait before sending next command. 1 = Clear to send next command. STATUS 6 HOSTRST Host Reset. 0 = None 1= Host reset action requested STATUS 5 HOSTPWRUP Host Powerup.1 0 = None 1= Host sending ATDD_POWER_UP command action requested Notes: 1. For band detection by ATDD device case, the system controller is always required to check the host actions bits and handle them correctly first (i.e., HOSTRST and HOSTPWRUP bits.) HOSTRST bit = 1, reset the ATDD device. HOSTPWRUP bit = 1, issue the ATDD_POWER_UP command with the valid band index detected. 2. During power up case, the system controller should not display any of the channel frequency, band mode, band index, station and stereo status until the INFORDY bit is set. Host controller should not display the channel frequency when CHFREQ remains zero even when INFORDY=1. Furthermore, the system controller is advised to save the band index for later use whenever the INFORDY bit is set.For example, when the band switches from FM to AM, the system controller is required to reset the ATDD device and then issue the ATDD_POWER_UP command with the new band index, which is the saved valid band index value, before resetting the device. After power up, whenever the ATDD device detects changes in either status, it will generate a high pulse on its IRQ pin to interrupt the system controller. Then the system controller is required to issue the ATDD_GET_STATUS command to get the latest tune status and update its display contents accordingly. 3. For FM band, if the China TV channel audio sub-carrier display feature is enabled, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 50 kHz for the channel frequency. 4. For SW band, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 5 kHz for the channel frequency.

Rev. 0.3 37 STATUS 4 INFORDY Information Ready.2 0 = Tune info not ready yet 1 = Tune info ready (i.e., Band mode, band index, channel frequency, station and stereo indicators) STATUS 3 STATION Station Indicator. 0 = Station invalid 1 = Station valid STATUS 2 STEREO Stereo Indicator. 0 = Stereo off 1 = Stereo on *Note: Applicable to Si4840/44 parts FM function only. STATUS 1 BCFG1 Band CFG1 (Band Properties Priority). 0 = ATDD device accepts host customized band properties 1 = ATDD device ignores host customized band properties STATUS 0 BCFG0 Band CFG0 (Band Detection Configuration). 0 = ATDD device detects band 1 = Host detects band RESP1 7:6 BANDMODE Band Mode Detected. 0 = FM mode 1 = AM mode 2 = SW mode RESP1 5:0 BANDIDX Band Index Detected. 0~19: FM band 20~24: AM band 25~40: SW band RESP2:3 15:0 CHFREQ Channel Frequency. The channel frequency is a 16-bit word of 4 digits in BCD format: FM 3 0640..1090 (64.0–109.0 MHz) AM 0504..1750 (504–1750 kHz) SW RESP Bit Name Function Notes: 1. For band detection by ATDD device case, the system controller is always required to check the host actions bits and handle them correctly first (i.e., HOSTRST and HOSTPWRUP bits.) HOSTRST bit = 1, reset the ATDD device. HOSTPWRUP bit = 1, issue the ATDD_POWER_UP command with the valid band index detected. 2. During power up case, the system controller should not display any of the channel frequency, band mode, band index, station and stereo status until the INFORDY bit is set. Host controller should not display the channel frequency when CHFREQ remains zero even when INFORDY=1. Furthermore, the system controller is advised to save the band index for later use whenever the INFORDY bit is set.For example, when the band switches from FM to AM, the system controller is required to reset the ATDD device and then issue the ATDD_POWER_UP command with the new band index, which is the saved valid band index value, before resetting the device. After power up, whenever the ATDD device detects changes in either status, it will generate a high pulse on its IRQ pin to interrupt the system controller. Then the system controller is required to issue the ATDD_GET_STATUS command to get the latest tune status and update its display contents accordingly. 3. For FM band, if the China TV channel audio sub-carrier display feature is enabled, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 50 kHz for the channel frequency. 4. For SW band, the CHFREQ bit[15] MSB = 1 means the host controller needs to add an additional 5 kHz for the channel frequency.

configured to analog audio outputs (LOUT/ROUT) only.

ATDD_POWER_UP command 0xE1
ATDD_GET_STATUS command 0xE0

The ATDD_POWER_UP command should be issued after the system controller has reset the device successfully. boot process to move the device from active waiting state to normal operating state. tuning. However, the tune wheel position of the PVR c an be represented only in finite resolutions per band. interrupt. The CTS function is always enabled by default and cannot be disabled by the system controller. bands.Theyare supported only via API and the system controller programming the extended band range. controller is allowed to re-configure a wider band range without the 230 channel resolution restriction. of16 bands, 8 of which are standard narrow ranges while another 8 bands are wider ranges. then issue ATDD_POWER_UP with the detected band number and optional band properties. Table 12. ATDD Device Band Index Corresponding Function *Note: The AM and SW bands share a single firmware function.

Table 13. Pre-defined Band Table

3 FM1 87–108 MHz 75 µs 12 dB separation, RSSI = 28

16 FM5 64–87 MHz 75 µs 6 dB separation, RSSI = 20

*Note: The Stereo Separation specification is applicable to Si4840/44 FM stereo parts only.

*Note: Additional command argument ARG7 is supported by Si4827/44B parts only. *Note: The Stereo Separation specification is applicable to Si4840/44 FM stereo parts only.

Rev. 0.3 41 ARG Bit Name Function 1 7 XOSCEN Crystal Oscillator Enable. 0 = Use external RCLK (crystal oscillator disabled). 1 = Use crystal oscillator (XTALI and XTALO with external 32.768 kHz crystal). See Si484x Data Sheet Application Schematic for external BOM details. 16 X O W A I T Crystal Oscillator Stabilization Wait Time after Reset. 0 = 600 ms (for typical crystal) 1 = 900 ms (for crystal requires extra stabilization time) *Note: Applicable to Si4822/26/40/44A parts only. Later Si4827/44B parts don't care this bit and will wait till crystal oscillation is stable unconditionally. 1 5:0 BANDIDX Band Index to Set.1 0~19: FM band number range 20~24: AM band number range 25~40: SW band number range 2:3 15:0 BANDBOT 2,4 Band Bottom Frequency Limit. FM 6400..10900 (64.0–109.0 MHz) AM 510..1750 (510–1750 kHz) SW 2300..28500 (2.3–28.5 MHz) 4:5 15:0 BANDTOP 2,4 Band Top Frequency Limit. FM 6400..10900 (64.0–109.0 MHz) AM 510..1750 (510–1750 kHz) SW 2300..28500 (2.3–28.5 MHz) 6 7:0 CHSPC 2,3 Channel Spacing. FM 10 (i.e.,100 kHz) AM 9 or 10 (i.e., 9 kHz or 10 kHz) SW 5 (i.e., 5 kHz) 7 7 TVFREQ 4 TV Audio Channel Frequency Display. 0 = Disable TV audio channel frequency display format 1 = Enable TV audio channel frequency display format *Note: Applicable to Si4827 and Si4844B parts and FMRX mode only 76 U N I _ A M 4 Universal AM Band. 0 = Disable universal AM band (default AFC range of 1.1kHz) 1 = Enable universal AM band (wider AFC range in tuning) *Note: Applicable to Si4827 and Si4844B parts and AMRX mode only 75 D F B A N D 4 Default Band Settings. 0 = Allow host controller to override the band property settings 1 = Force to use tuner default band property settings *Note: Applicable to Si4827 part only

42 Rev. 0.3 Response Notes: 1. The band index to set for the ATDD Device band detection case needs to be consistent with the band index detected by the device (i.e., band index read from ATDD_GET_STATUS command when INFORDY bit is set). 2. The band bottom, top, and channel spacing arguments are optional and can be omitted if the system controller doesn’t need to override the corresponding default band properties. However, if the ATDD Device pin 1 has been pulled up by the resistor, it is forced to use default band properties. The system controller optionally specified band properties will be ignored and have no effects. 3. The channel spacing is configurable for the AM band mode only. The system controller can select between 9 (9 kHz) and 10 (10 kHz) channel space. For FM and SW band modes, the value should be set to 10 (100 kHz) and 5 (5 kHz) respectively. 4. The system controller can re-program the band frequency limits, i.e. BANDBOT and BANDTOP, of a band to override the default values. For Si4822/26/40/44A ATDD parts, the programmed values must satisfy the following requirements for proper tuning operation: BANDBOT needs to be a multiple of CHSPC; i.e., exactly dividable by the channel spacing. (BANDTOP – BANDBOT)/(CHSPC) must be in 50…230 range When programming the BANDTOP value, the system controller is required to add extra margin to guarantee the band top frequency can be reached. FM: 70 kHz (value of 7) margin is required AM: 6 kHz (value of 6) margin is required SW: 4 kHz (value of 4) margin is required For example, to program the customized AM band from 510–1750 kHz of the total 125 channels, the values set for BANDBOT is 510 and BANDTOP is (1750+6) which is 1756. For later Si4827/44B ATDD parts that support wide FM and wide SW bands, the system controller is allowed to set BANDBOT and BANDTOP for the maximum band range withou t restrictions. The system controller is no longer required to reserve an extra margin when programming the BANDTOP , etc. BANDBOT and BANDBOT need to be multiple of CHSPC; i.e., exact dividable by the channel spacing. 5. ARG7 is supported by Si4827/44B parts only. System controller is optional to send this argument in the ATDD_POWER_UP command if advanced features are needed. Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS ERR ERRCODE

Rev. 0.3 43 Command 0xE2. ATDD_AUDIO_MODE Command Response B i t D 7 D 6D 5D 4 D 3 D 2 D 1D 0 CMD 1 110 0 0 10 ARG1 OPCODE Reserved SWADJ_ATTN Reserved ARG Bit Name Function 17 O P C O D E Operation Code. 0 = Set audio mode settings 1 = Get current audio mode settings without setting 1 3 ADJPT_ATTN Shortwave (SW) Adjacent Tune Wheel Positions Audio Attenuation Option. Audio attention of adjacent tune wheel positions of a station: 0 = (–2 dB, –0 dB, –2 dB) i.e., adjacent points volume levels –2 dB (default) 1 = (–0 dB, –0 dB, –0 dB) i.e., adjacent points same volume levels *Note: This bit is not applicable to wide SW bands (i.e., SW band range > 1.5 MHz), which are supported by Si4827/44B parts. For wide SW bands, all adjacent points will have the same volume level. Bit D7 D6 D5 D4 D3 D2 D1 D0 STATUS CTS ERR SWADJ_ATTN

44 Rev. 0.3 Command 0x10. GET_REV Returns the part number, chip revisi on, firmware revision, patch revision , and component revision numbers. The command is complete when the CTS bit (and optional interrupt) is set. This command may only be sent when in power up mode. Command arguments: None Response bytes: Eight Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 0 0 B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved RESP1 PN[7:0] RESP2 FWMAJOR[7:0] RESP3 FWMINOR[7:0] RESP4 Reserved RESP5 Reserved RESP6 CMPMAJOR[7:0] RESP7 CMPMINOR[7:0] RESP8 CHIPREV[7:0] RESP Bit Name Function 1 7:0 PN[7:0] Final 2 digits of Part Number (HEX). 2 7:0 FWMAJOR Firmware Major Revision (ASCII). 3 7:0 FWMINOR Firmware Minor Revision (ASCII). 6 7:0 CMPMAJOR Component Major Revision (ASCII). 7 7:0 CMPMINOR Component Minor Revision (ASCII). 8 7:0 CHIPREV Chip Revision (ASCII).

Rev. 0.3 45 Command 0x11. POWER_DOWN Moves the device from power up to power down mode. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Note that only the ATDD_POWER_UP and ATDD_GET_STATUS commands are accepted in power down mode. If the system controller writes a command other than the two commands when in power down mode, the device does not respond. The device will only respond when an ATDD_POWER_UP command is written. GPO pins are powered down and not active during this state. Note: The following describes the state of all the pins when in powerdown mode: ROUT, LOUT = HiZ Command arguments: None Response bytes: None Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 0 1 B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved

46 Rev. 0.3 Command 0x12. SET_PROPERTY Sets a property shown in Table 10, “AM/SW Receiver Command Summary,” on page 34. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Command Arguments: Five Response bytes: None Command Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 1 0 ARG1 00 0 0 0 0 0 0 ARG2 PROP H[7:0] ARG3 PROPL[7:0] ARG4 PROPDH[7:0] ARG5 PROPDL[7:0] ARG Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P H Property High Byte. This byte in combination with PROPL is used to specify the property to modify 37 : 0 P R O P L Property Low Byte. This byte in combination with PROPH is used to specify the property to modify 47 : 0P R O P D H Property Value High Byte. This byte in combination with PROPDL is used to specify the property to modify 57 : 0P R O P D L Property Value Low Byte. This byte in combination with PROPDH is used to specify the property to modify

Rev. 0.3 47 Command 0x13. GET_PROPERTY Gets a property as shown in Table 10, “AM/SW Receiver Command Summary,” on page 34. The CTS bit is set when it is safe to send the next command. This command may only be sent when in power up mode. Command arguments: Three Response bytes: Three Command Response Bit D7 D6 D5 D4 D3 D2 D1 D0 CMD 00 0 1 0 0 1 1 ARG1 00 0 0 0 0 0 0 ARG2 PROP H[7:0] ARG3 PROPL[7:0] ARG Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P H Property High Byte. This byte in combination with PROPL is used to specify the property to get 37 : 0 P R O P L Property Low Byte. This byte in combination with PROPH is used to specify the property to get B i t D 7 D 6D 5D 4D 3D 2D 1 D 0 STATUS CTS ERR Reserved RESP1 0 000 00 0 0 RESP2 PROPDH[7:0] RESP3 PROPDL[7:0] RESP Bit Name Function 1 7:0 Reserved Always write to 0. 27 : 0 P R O P D H Property Value High Byte. This byte in combination with PROPDL represents the requested property value. 37 : 0 P R O P D L Property Value Low Byte. This byte in combination with PROPDH represents the requested property value.

frequencies up to 311300 Hz. The following table summarizes these reference clock gaps. Figure 7. REFCLK Prescaler The RCLK must be valid 10 ns before resetting and be va lid at all times for proper tuning and AFC operations. command. This property may only be set or read when in powerup mode. The default is 32768 Hz. Table 14. XTLI Reference Clock Frequency Gaps 15:2 REFCLKF[15:0] Frequency of Reference Clock in Hz.

Rev. 0.3 49 Property 0x0202. REFCLK_PRESCALE Sets the number used by the prescaler to divide the external reference clock frequency down to the internal REFCLK. The range may be between 1 and 4095 in 1 unit steps. For example, an XTALI reference clock of 13 MHz would require a prescaler value of 400 to divide it to 3250 Hz. The reference clock frequency property would then need to be set to 32500 Hz. The reference clock must be valid 10 ns before the chip reset signal. In addition, the reference clock must be valid at all times for proper tuning and AFC operations. XTALI reference clock input frequency could be changed but is not recomm ended and REFCLK properties values need to be reconfigured accordingly. The CTS bit (and optional interrupt) is set when it is safe to send the next command. This property may only be set or read when in powerup mode. The default is 1. Default: 0x0001 Step: 1 Range: 1-4095. Property 0x4000. RX_VOLUME Sets the audio output volume. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 63. Default: 0x003F Step: 1 Range: 0–63 B i t D 1 5 D 1 4 D 1 3D 1 2D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4 D 3 D 2 D 1 D 0 Name 000 R C L K SEL REFCLK[11:0] Bit Name Function 15:13 Reserved Always write to 0. 12 RCLKSEL RCLKSEL. 0 = RCLK pin is clock source. 1 = Reserved 11:0 REFCLKP[11:0] Prescaler for Reference Clock. Integer number used to divide clock frequency down to REFCLK frequency. The allowed REFCLK frequency range is between 31130 and 34406 Hz (32768 5%), or 0 (to disable AFC). B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0000000 0 0 0 V O L [ 5 : 0 ] Bit Name Function 15:6 Reserved Always write to 0. 5:0 VOL Output Volume. Sets the output volume level

50 Rev. 0.3 Property 0x4001. RX_HARD_MUTE Mutes the audio output. L and R audio outputs may be muted independently. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is unmute (0x0000). Default: 0x0000 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2D 1D 0 Name 000000000 00000 L M U TE RMU TE Bit Name Function 15:2 Reserved Always write to 0. 1L M U T E Left Mute. Mutes L Audio Output. 0R M U T E Right Mute. Mutes R Audio Output.

Rev. 0.3 51 Property 0x4002. RX_BASS_TREBLE Sets the audio output bass/treble effect. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 3. Unlike the FM bass/treble effect, the AM/SW bass/treble effect is achieved by se tting different channel filters, i.e., narrow or wide, to allow less or more high frequency audio components to the user. Thus the actual maximum volume level is unaffected by the bass/treble level set. Default: 0x0003 Step: 1 Range: 1–7 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0 0 0 0 0 0 00000 BASSTREBLE[4:0] Bit Name Function 15:5 Reserved Always write to 0. 4:0 BASSTREBLE Bass/Treble level Sets the output bass/treble effect level: 1- 1.0 kHz channel filter 2- 1.8 kHz channel filter 3- 2.0 kHz z channel filter (default) 4- 2.5 kHz Channel filter 5- 2.828 kHz Channel filter 6- 4.0 kHz Channel filter 7- 6.0 kHz Channel filter *Note: : Unlike FM, there are a total of seven different channel filters for AM/SW mode and thus there are only seven bass/ treble effects for AM and SW.

52 Rev. 0.3 Property 0x4003. RX_ACTUAL_VOLUME Reads only what reflects the actual digital audio output volume in use. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default is 63. Default: 0x003F Step: 1 Range: 0–63 Property 0x3300. AM_SOFT_MUTE_RATE Sets the attack and decay rates when entering or leaving soft mute. The value specified is multiplied by 4.35 dB/s to come up with the actual attack rate. The CTS bit is se t when it is safe to send the next command. This property may only be set or read when in power up mode. The default rate is 278 dB/s. Default: 0x0040 Actual Rate: SMRATE x 4.35 Units: dB/s Step: 1 Range: 1–255 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0 D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name 0 0 0 0 0 0 0 0 0 0 ACT_VOL[5:0] Bit Name Function 15:6 Reserved Always write to 0. 5:0 ACT_VOL Actual Volume. Actual volume ranges from 0~63 B i t D 1 5 D 1 4 D 1 3 D 1 2 D 1 1 D 1 0D 9D 8D 7D 6D 5D 4D 3D 2 D 1 D 0 Name SMRATE[15:0] Bit Name Function 15:0 SMRATE AM Soft Mute Rate. Determines how quickly the AM goes into soft mute when soft mute is enabled. The actual rate is calculated by taking the value written to the field and multiplying it with 4.35 dB/s. The default rate is 278 dB/s (SMRATE[15:0] = 0x0040).

Rev. 0.3 53 Property 0x3301. AM_SOFT_MUTE_SLOPE Configures attenuation slope during soft mute in dB attenuation per dB SNR below the soft mute SNR threshold. Soft mute attenuation is the minimum of SMSL OPE x (SMTHR – SNR) and SMATTN. The recommended SMSLOPE value is CEILING(SMATTN/SMTHR) . SMATTN and SMTHR are set via the AM_SOFT_MUTE_MAX_ATTENUATION and AM_SOFT_MU TE_SNR_THRESHOLD properties. The CTS bit is set when it is safe to send the next command. This pro perty may only be set or read when in power up mode. The default slope is 2 dB/dB. Default: 0x0001 Units: dB/dB Range: 1–5 Property 0x3302. AM_SOFT_MUTE_MAX_ATTENUATION Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default attenuation is 16 dB. Default: 0x0010 Units: dB Step: 1 Range: 0–63 Bit D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name 0 0 0 0 0 0 000000 S M S L O P E [ 3 : 0 ] Bit Name Function 15:4 Reserved Always write to 0. 3:0 SMSLOPE AM Slope Mute Attenuation Slope. Set soft mute attenuation slope in dB attenuation per dB SNR below the soft mute SNR threshold. Bit D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name 0 0 0 0 0 0 0000 S M A T T N [ 5 : 0 ] Bit Name Function 15:6 Reserved Always write to 0. 5:0 SMATTN AM Soft Mute Max Attenuation. Maximum attenuation to apply when in soft mute. Specified in units of dB. Default maximum attenuation is 16 dB.

54 Rev. 0.3 Property 0x3303. AM_SOFT_MUTE_SNR_THRESHOLD Sets the SNR threshold to engage soft mute. Whenever the SNR for a tuned frequency drops below this threshold the AM reception will go in soft mute, pr ovided soft mute max attenuation property is non-zero. The CTS bit is set when it is safe to send the next command. This property may only be set or read when in power up mode. The default SNR threshold is 8. Default: 0x0008 Units: dB Step: 1 Range: 0–63 Bit D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Name 0 0 0 0 0 0 0000 S M T H R [ 5 : 0 ] Bit Name Function 15:6 Reserved Always write to 0. 5:0 SMTHR AM Soft Mute SNR Threshold. The SNR threshold for a tuned frequency below which soft mute is engaged provided the value written to the AM_SOFT_MUTE_MAX_ATTENUATION property is not zero. Default SNR threshold is 8 dB.

default settings, and the control bus is disabled.

ATDD_POWER_UP command 0xE1
ATDD_GET_STATE command 0xE0

respectively. Refer to the Si484x data sheet for timing parameter values. Figure 8. 2-wire Control Interface Read and Write Timing Parameters

Figure 9. 2-wire Control Interface Read and Write Timing Diagram word by driving SDIO low on the next falling edge of SCLK. device address is non-configurable. transaction. These bytes contain the status byte and response data from the device. A 2-wire transaction ends with the STOP condition, which occurs when SDIO rises while SCLK is high. wire bus mode. In this example the ATDD_POWER_UP command is demonstrated. Table 15. Command and Response Procedure 2-Wire Bus Mode

Rev. 0.3 57 To send the ATDD_POWER_UP command and arguments, the system controller sends the START condition, followed by the 8-bit control word, which consists of a se ven-bit device address (0010001b) and the write bit (0b) indicated by ADDR+W = 00100010b = 0x22. The device ac knowledges the control word by setting SDIO = 0, indicated by ACK = 0. The system controller then sends the CMD byte, 0xE1, and again the device acknowledges by setting ACK = 0. The system controller and device repeat this process for the ARG1, ARG2, ARG3, ARG4, ARG5, and ARG6 bytes. Commands may take up to seven ar gument bytes, and this flexibility should be designed into the 2-wire bus mode implementation. Alternatively, all seven argument bytes may be sent for all commands, but unusual arguments must be 0x00. Unpredictable device behavior will resu lt if more than seven arguments are sent. To read the status and response from the device, the system controller sends the START condition, followed by the eight-bit control word, which consists of the seven bit devi ce address and the read bit (1b) (i.e., the write control word is ADDR+R = 00100011b = 0x23). The device ackno wledges the control word by setting ACK = 0. Next the system controller reads the STATUS byte. In this example, the STATUS byte is 0x00, indicating that the CTS bit, bit 8, has not been set. The response bytes are not ready for reading and that the device is not ready to accept another command. The system controller sets SDIO = 1, indi cated by NACK = 1, to signal to the device the 2-wire transfer will end. The system controller should set the STOP condition. This process is repeated until the STATUS byte indicates that CTS bit is set, 0x80 in this example. When the STATUS byte returns CTS bit set, 0x80 in th is example, the system cont roller may read the response bytes from the device. The controller se ts ACK = 0 to indicate to the device that additional bytes will be read. The RESP1 byte is read by the system controller, followed by the system controller setting ACK = 0. This is repeated for RESP2. RESP3 is read by the system controller followed by the system controller setting NACK = 1, indicating that RESP3 is the last byte to be read. T he system controller then sets the ST OP condition. Responses may be up to 15 bytes in length (R ESP1–RESP15) depending on the co mmand. It is acceptable to read all 15 response bytes. However, unused response bytes return random data and must be ignored. Note that the ATDD_POWER_UP command returns only the STATUS byte and response bytes are shown only for completeness. START ADDR+W ACK CMD ACK ARG1 ACK … ARG6 ACK STOP START 0x22 00 x E 1 00 x 0 8 0 0 … 0x0A 0S T O P START ADDR+R ACK STATUS NACK STOP START 0x23 0 0x00 1 STOP START ADDR+R STATUS ACK RESP1 ACK RESP2 ACK RESP3 NACK STOP START 0x23 0x80 0 0x00 0 0x00 0 0x00 1 STOP

the power up mode. The first and most common procedure is a boot from internal device memory.

Supply VDD and VIO while keeping the RSTb = 0.

Power supplies may be sequenced in any order. RSTb is in the VIO supply domain and therefore RSTb = 0 must be maintained before VIO is supplied.

Wait till IRQ pin goes high and write ATDD_POWER_UP command to the command register.
The ATDD_POWER_UP command instructs the device to boot from internal memory and load the

CTS = 1, the device is ready to commence normal operation and accept additional commands.

Provide RCLK. Note that the RCLK buffer is in the VIO supply domain and may therefore be supplied at

any time after VIO is supplied. Figure 10. Device Powerup Timing

Write POWER_DOWN to the command register. Note that all register contents will be lost.
Set RSTb = 0. Note that RSTb must be held high for 10 ns after the completion of the POWER_DOWN
Remove VIO (optional). Note that VIO must not be removed without removing VDD. Unexpected device

Figure 11. Powerdown Timing Table 16. Using the POWER_DOWN Command

60 Rev. 0.3 11. Programming Example This section contains the programming examples for ea ch of the functions, FM Receive and AM/SW Receive. Before each example, an overview of how to program the device is show n as a flowchart. Silicon Labs also provides the actual software (example code), which can be downloaded from mysilabs.com. The following flowchart is an overview of how to program the FM and AM/SW Receivers:

Rev. 0.3 61 Figure 12a. FM and AM/SW Receiver Programming Example Flowchart Reset IRQ? NO Reset status ATDD_get_status INFORDY? (RSP0.4) Update band index Tuner detect Band?(RSP.0) Save frequency,station indicator and stereo indicator Ready status No Yes No Yes Initial band index Require reset Tuner? Yes No

62 Rev. 0.3 Figure 12b. FM and AM/SW Receiver Programming Example Flowchart Require power up tuner? Ready status? Display END NO Yes ATDD_Power_Up Use crystal Load XOSEN Load band index Tuner default? Load band Top, Band bottom and channel spacing Yes No Wait 100 ms Power Up status No Yes No Yes

Rev. 0.3 63 Figure 9c. FM and AM/SW Receiver Programming Example Flowchart FM band? SW band ATDD_set_volume set_bass_treble Tuner defaut? Atdd_audio_mode blend_mono (si484x only) blend_stereo (si484x only) blend_separation (si484x only) De-emphasis Atdd_audio_mode Dig volume mode? Bass/treble mode ? set_bass_treble ATDD_set_volume END Set soft mute rate Set soft mute slop Set soft mute max attenuation Set soft mute SNR threshold No No YesYes Yes No No yes yes No

data being sent from the device to the system controller. The third column describes the action. In some cases the default properties may be acceptable and no modification is necessary. Refer to Section “7. Commands and Properties” for the full description of each command and property. Table 17. Programming Example for the FM Receiver Reply Status. Clear-to-send high. Reply Status. Clear-to-send high.

Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Table 17. Programming Example for the FM Receiver (Continued)

Reply Status. Clear-to-send high.

first column lists the action taking place: command (CMD), argument (ARG), status (STATUS) or response (RESP). indicates data being sent from the device to the system controller. The third column describes the action. and Properties” for a full description of each command and property. Table 18. Programming Example for the AM/SW Receiver Reply Status. Clear-to-send high. Reply Status. Clear-to-send high.

Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Reply Status. Clear-to-send high. Table 18. Programming Example for the AM/SW Receiver (Continued)

Rev. 0.3 69 11.3. Band Switching Between Two AM Bands with Different Channel Spacing For order Si48422/26/40/44A ATDD parts, when band switching between two AM bands with similar band bottom/ top frequencies but with different channel spacing, the frequency display may not be updated after the band is switched. However, the display will be updated with any subsequent tuni ng after the band switching. This inconsistency can be completely eliminated with the host MCU firmware. The ATDD device has four possible application circuit co nfigurations depending on whether (1) the host MCU or tuner selects the band and (2) whether the MCU sets the band properties or the default band properties are used. The following describes the ways for the host MCU firm ware to handle the band switching case between two or more AM bands for each of the circuit configurations: 1. Host MCU Selects Radio Band and Sets Band Properties For customers using this configuration, the host MCU is required to specify the AM channel spacing associated with the ATDD_POWER_UP command sent. 2. Host MCU Selects Default Band and Uses Default Band Properties For customers using this configuration, the host MCU is required to reset the tuner IC first, wait for it to be ready, and then re-power up the tuner IC when switching from one AM band to another. 3. Tuner Slide Switch Selects Band and MCU Re-defines Band Properties For customers using this configuration, when the host MCU receives an IRQ from tuner and the reply from the ATDD_GET_STATUS command is requesting to power up another AM band (i.e., STATUS byte HOSTPWRUP bit is set, RSP1 byte BANDMODE is still AM, and BANDIDX is another AM band), the host MCU is required to specify the AM channel spacing associated with the ATDD_POWER_UP command sent. 4. Tuner Slide Switch Selects Band and Uses Default Band Properties For customers using this configuration, when the host MCU receives an IRQ from tuner and the reply from the ATDD_GET_STATUS command is requesting to power up another AM band (i.e., STATUS byte HOSTPWRUP bit is set, RSP1 byte BANDMODE is still AM, and BANDIDX is another AM band), the host MCU is required to reset the tuner IC first, wait for it to be ready, and then re-power up the tuner IC. *Note: Refer to “AN602: Si4822/26/27/40/44 Antenna, Schematic, Layout, and Design Guidelines” for details on Si4822/26/27/ 40/44 application circuit configurations.

70 Rev. 0.3 DOCUMENT CHANGE LIST Revision 0.1 to Revision 0.2 Added Si4822/26 FM/AM/SW Mono Receiver support. Added note for proper host power up I2C speed requirement. Revision 0.2 to Revision 0.3 Added Si4827/44B FM/AM/SW Receiver support. Pre-defined band table 50 µs/75 µs FM de- emphasis definition correction. Updated note for host power up I2C clock speed > 10 kHz. Add support of new properties 0x0201 and 0x0202 Reference Clock Frequency settings. Added notes for wide FM bands, wide SW bands, universal AM band and China TV audio channel new features.

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. http://www.silabs.com Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701 USA Smart. Connected. Energy-Friendly Products www.silabs.com/products Quality www.silabs.com/quality Support and Community community.silabs.com

Product Information

AN610 specifications and overview.

Summary

Si48XX ATDD PROGRAMMING GUIDE

Description

Si48XX ATDD PROGRAMMING GUIDE

Source title AN610 Datasheet(PDF) - Silicon Laboratories

Related Parts

More parts from the same family.

Browse manufacturer