DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

Rev. 0.2 10/09 Copyright © 2009 by Silicon Laboratories AN350 AN350 Si4708/09 A NTENNA , S CHEMATIC , L AYOUT , AND D ESIGN GUIDELINES 1. Introduction This document provides general Si4708/09 design gui delines and an FM antenna selection that includes schematic, BOM, and layout and design checklist. All users should follow the Si4708/09 design guidelines presented in Section 2 and headphone antenna design guidelines in Section 3. To get an in-depth knowledge about the headphone antenna, the antenna theory and interface model is presented in the Appendix. 2. Si4708/09 2.5 x 2.5 mm QFN Schematic and Layout This section shows the minimal schematic and layout options required for optimal Si4708/09 performance. Population options are provided to support the layout for all 2.5 x 2.5 mm QFN devices, mitigate system noise, and filter VCO energy. 2.1. Si4708/09 2.5 x 2.5 mm Design C1 (22 nF) is a required bypass capacitor for VD supply pin 10. Place C1 as close as possible to the VD pin 10 and GND pin 11. Place a VIA connecting C1 VD supply to the po wer rail such that the cap is closer to the Si4708/09 than the VIA. Route C1 GND directly and only to GND pin 11 with a wide, low inductance trace. These recommendations are made to reduce the size of the current loop created by the bypass cap and routing, minimize bypass cap impedance, and return all currents to the GND pad. C2 (22 nF) is an optional bypass capacitor for VA supply pin 14 and may be placed to mitigate supply noise. Place C2 as close as possible to the VA pin 14. Place a VIA connecting C2 VA supply to the power rail such that the cap is closer to the Si4708/09 than the VIA. These recommend ations are made to reduce the size of the current loop created by the bypass cap and routing, minimize bypass cap impedance, and return all currents to the GND pad. C3 (100 nF) is an optional bypass capacitor for the VIO s upply pin 8 and may be placed to mitigate supply noise. Place C3 as close as possible to the VIO pin 8 and the GND pin 11. Place a VIA connecting C3 VIO supply to the power rail such that the cap is closer to the Si4708/09 than the VIA. Route C3 GND directly and only to GND pin 11 with a wide, low inductance trace. These recommendations are made to reduce the size of the current loop created by the bypass cap and routing, minimize bypass cap impedance, and return all currents to the GND pad. C4 (2–5 pF) is an optional filter capacitor for FMI pi n 2 and may be placed to shunt VCO energy to GND and prevent it from radiating from an antenna connected to the FMI pin. This filter is only required if regulatory testing requires measuring emissions at the VCO frequency of 3 to 4 GHz and the antenna implementation is an efficient radiator at these frequencies. Place C4 as close as possible to FMI pin 2 and RFGND pin 3. Place a VIA connecting C4 FMI to another layer as needed such that the cap is closer to the Si4708/09 than the VIA. C8 and C9 (0.39 µF) are ac coupling caps for receiver analog audio output from ROUT pin 12 and LOUT pin 13. The input resistance of an amplifier, such as a head phone amplifier, and the capaci tor will set the high pass pole given by Equation 1. Placement location is not critical. R1 (1 k or C5 (2-5 pF) are required for filtering when using GPO interrupts (polling not an issue). Place R1 on the opposite side of the PCB as the tuner (as close to pin 15 as possible) and route the GPO trace to the system controller on this layer. Alternatively, capacitor C5 (2-5 pF) may be placed as a filter capacitor also on the opposite side of the tuner and connected directly to ground. R2-R6 (25 –2 k) are optional series termination resistors and are used to mitigate system noise. The recommended value of the resistors is 2 k  for optimal edge rate and noise suppression. Confirm that timing requirements are met with the selected series termination resistor value. Place the series termination resistors R2- R6 as close to the host controller as possible.

bus. The size of pull-up resistor value will vary based on the number of devices, capacitance, and speed of the bus. Placement location is not critical. Refer to the I2C specification for additional design information. Figure 1. Si4708/09 2.5 x 2.5 mm QFN Schematic

The required bill of materials for Figure 1 is shown in Table 1. The optional bill of materials for Figure 1 is shown in Table 2. Table 1. Required Bill of Materials Table 2. Optional Bill of Materials

6 Rev. 0.2 3. Headphone Antenna for FM Receive Refer to”AN383: Si47xx Antenna, Schematic, Layout, and Design,” Section 3.

Rev. 0.2 7 APPENDIX A—FM R ECEIVE HEADPHONE ANTENNA INTERFACE MODEL Refer to”AN383: Si47xx Antenna, Schematic, Layout, and Design,” Appendix A.

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. http://www.silabs.com Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701 USA Smart. Connected. Energy-Friendly Products www.silabs.com/products Quality www.silabs.com/quality Support and Community community.silabs.com