7407 SYC | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 12
Technical content
/C0083/C0078/C0053/C0052/C0048/C0055/C0044 /C0083/C0078/C0053/C0052/C0049/C0055/C0044 /C0083/C0078/C0055/C0052/C0048/C0055/C0044 /C0083/C0078/C0055/C0052/C0049/C0055 /C0072/C0069/C0088 /C0066/C0085/C0070/C0070/C0069/C0082/C0083/C0047/C0068/C0082/C0073/C0086/C0069/C0082/C0083 /C0087/C0073/C0084/C0072 /C0079/C0080/C0069/C0078/C0262/C0067/C0079/C0076/C0076/C0069/C0067/C0084/C0079/C0082 /C0072/C0073/C0071/C0072/C0262/C0086/C0079/C0076/C0084/C0065/C0071/C0069 /C0079/C0085/C0084/C0080/C0085/C0084/C0083 SDLS032G − DECEMBER 1983 − REVISED MAY 2004 /C0068Convert TTL Voltage Levels to MOS Levels /C0068High Sink-Current Capability /C0068Input Clamping Diodes Simplify System Design /C0068Open-Collector Driver for Indicator Lamps and Relays /C0068Inputs Fully Compatible With Most TTL Circuits description/ordering information These TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving high-current loads (such as lamps or relays) and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 have minimum breakdown voltages of
30 V, and the SN5417 and SN7417 have
minimum breakdown voltages of 15 V. The maximum sink current is 30 mA for the SN5407 and SN5417 and 40 mA for the SN7407 and SN7417. These devices perform the Boolean function Y = A in positive logic.
ORDERING INFORMATION
TA PACKAGE † ORDERABLE PART NUMBER TOP-SIDE MARKING Tube SN7407D 7407 SOIC − D Tape and reel SN7407DR 7407 SOIC − D Tube SN7417D 7417 0°C to 70°C Tape and reel SN7417DR 7417 0°C to 70°C PDIP − N Tube SN7407N SN7407N PDIP − N Tube SN7417N SN7417N SOP − NS Tape and reel SN7407NSR SN7407 SOP − NS Tape and reel SN7417NSR SN7417 CDIP − J Tube SNJ5407J SNJ5407J −55°C to 125°C CDIP − J Tube SNJ5417J SNJ5417J −55°C to 125°C CFP − W Tube SNJ5407W SNJ5407W LCCC − FK Tube SNJ5407FK SNJ5407FK † Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SN5407, SN5417 ...J O R W PACKAGE SN7407, SN7417 . . . D, N, OR NS PACKAGE (TOP VIEW) GND V CC SN5407 . . . FK PACKAGE (TOP VIEW) NC − No internal connection 321 2 0 1 9 91 0 1 1 1 2 1 3 NC NC NC NC NC 4A 6A GND NC VCC www.sycelectronica.com.ar
/C0083/C0078/C0053/C0052/C0048/C0055/C0044 /C0083/C0078/C0053/C0052/C0049/C0055/C0044 /C0083/C0078/C0055/C0052/C0048/C0055/C0044 /C0083/C0078/C0055/C0052/C0049/C0055 /C0072/C0069/C0088 /C0066/C0085/C0070/C0070/C0069/C0082/C0083/C0047/C0068/C0082/C0073/C0086/C0069/C0082/C0083 /C0087/C0073/C0084/C0072 /C0079/C0080/C0069/C0078/C0262/C0067/C0079/C0076/C0076/C0069/C0067/C0084/C0079/C0082 /C0072/C0073/C0071/C0072/C0262/C0086/C0079/C0076/C0084/C0065/C0071/C0069 /C0079/C0085/C0084/C0080/C0085/C0084/C0083 SDLS032G − DECEMBER 1983 − REVISED MAY 2004 description/ordering information (continued) These circuits are completely compatible with most TTL families. Inputs are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mW, and average propagation delay time is 14 ns. logic diagram, each buffer/driver (positive logic) AY schematic Resistor values shown are nominal. 6 kΩ Input A Output Y GND VCC 3.4 kΩ 1.6 kΩ 100 Ω 1 kΩ absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. This is the maximum voltage that should be applied to any output when it is in the off state. 3. The package thermal impedance is calculated in accordance with JESD 51-7. www.sycelectronica.com.ar
/C0083/C0078/C0053/C0052/C0048/C0055/C0044 /C0083/C0078/C0053/C0052/C0049/C0055/C0044 /C0083/C0078/C0055/C0052/C0048/C0055/C0044 /C0083/C0078/C0055/C0052/C0049/C0055 /C0072/C0069/C0088 /C0066/C0085/C0070/C0070/C0069/C0082/C0083/C0047/C0068/C0082/C0073/C0086/C0069/C0082/C0083 /C0087/C0073/C0084/C0072 /C0079/C0080/C0069/C0078/C0262/C0067/C0079/C0076/C0076/C0069/C0067/C0084/C0079/C0082 /C0072/C0073/C0071/C0072/C0262/C0086/C0079/C0076/C0084/C0065/C0071/C0069 /C0079/C0085/C0084/C0080/C0085/C0084/C0083 SDLS032G − DECEMBER 1983 − REVISED MAY 2004 recommended operating conditions (see Note 4) MIN NOM MAX UNIT VCC Supply voltage SN5407, SN5417 4.5 5 5.5 VVCC Supply voltage SN7407, SN7417 4.75 5 5.25 V VIH High-level input voltage 2 V VIL Low-level input voltage 0.8 V VOH High-level output voltage SN5407, SN7407 30 VVOH High-level output voltage SN5417, SN7417 15 V IOL Low-level output current SN5407, SN5417 30 mAIOL Low-level output current SN7407, SN7417 40 mA TA Operating free-air temperature SN5407, SN5417 −55 125 °CTA Operating free-air temperature SN7407, SN7417 0 70 °C NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS † MIN TYP ‡ MAX UNIT VIK VCC = MIN, II = −12 mA −1.5 V IOH VCC = MIN, VIH = 2 V VOH = 30 V (SN5407, SN7407) 0.25 mAIOH VCC = MIN, VIH = 2 V VOH = 15 V (SN5417, SN7417) 0.25 mA IOL = 16 mA 0.4 VOL VCC = MIN, VIL = 0.8 V IOL = 30 mA (SN5407, SN5417) 0.7 VVOL VCC = MIN, VIL = 0.8 V IOL = 40 mA (SN7407, SN7417) 0.7 V II VCC = MAX, VI = 5.5 V 1 mA IIH VCC = MAX, VIH = 2.4 V 40 µA IIL VCC = MAX, VIL = 0.4 V −1.6 mA ICCH VCC = MAX 29 41 mA ICCL VCC = MAX 21 30 mA † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at VCC = 5 V, TA = 25°C. switching characteristics, VCC = 5 V, TA = 25°C (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) TEST CONDITIONS MIN TYP MAX UNIT tPLH A Y R L = 110 Ω, C L = 15 pF 6 10 nstPHL A Y R L = 110 Ω, C L = 15 pF 20 30 ns tPLH A Y R L = 150 Ω, C L = 50 pF nstPHL A Y R L = 150 Ω, C L = 50 pF 26 ns www.sycelectronica.com.ar
NOTES: A. C L includes probe and jig capacitance. B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 7 ns, tf≤ 7 ns. D. The outputs are measured one at a time, with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms
Orderable Device Status(1) Package Type Package Drawing Pins Package Qty Eco Plan(2) Lead/Ball FinishMSL Peak Temp (3) JM38510/00803BCA ACTIVE CDIP J 14 1 None Call TI Level-NC-NC-NC JM38510/00803BDA ACTIVE CFP W 14 1 None Call TI Level-NC-NC-NC SN5407J ACTIVE CDIP J 14 1 None Call TI Level-NC-NC-NC SN5417J ACTIVE CDIP J 14 1 None Call TI Level-NC-NC-NC SN7407D ACTIVE SOIC D 14 50 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SN7407DR ACTIVE SOIC D 14 2500 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SN7407J OBSOLETE CDIP J 14 None Call TI Call TI SN7407N ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU Level-NC-NC-NC SN7407N3 OBSOLETE PDIP N 14 None Call TI Call TI SN7407NSR ACTIVE SO NS 14 2000 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SN7417D ACTIVE SOIC D 14 50 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SN7417DR ACTIVE SOIC D 14 2500 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SN7417N ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU Level-NC-NC-NC SN7417N3 OBSOLETE PDIP N 14 None Call TI Call TI SN7417NSR ACTIVE SO NS 14 2000 Pb-Free (RoHS) CU NIPDAU Level-2-260C-1 YEAR/ Level-1-235C-UNLIM SNJ5407FK ACTIVE LCCC FK 20 1 None Call TI Level-NC-NC-NC SNJ5407J ACTIVE CDIP J 14 1 None Call TI Level-NC-NC-NC SNJ5407W ACTIVE CFP W 14 1 None Call TI Level-NC-NC-NC SNJ5417J ACTIVE CDIP J 14 1 None Call TI Level-NC-NC-NC (1)The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. None: Not yet available Lead (Pb-Free). Pb-Free (RoHS):TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br):TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight. (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take PACKAGE OPTION ADDENDUM 28-Feb-2005 Addendum-Page 1 www.sycelectronica.com.ar
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. PACKAGE OPTION ADDENDUM 28-Feb-2005 Addendum-Page 2 www.sycelectronica.com.ar
www.sycelectronica.com.ar
www.sycelectronica.com.ar
MLCC006B – OCTOBER 1996 FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER 4040140/D 10/96
28 TERMINAL SHOWN
B 0.358 (9,09) MAX (11,63) 0.560 (14,22) 0.560 0.458 0.858 (21,8) 1.063 (27,0) (14,22) ANO. OF MINMAX 0.358 0.660 0.761 0.458 0.342 (8,69) MIN (11,23) (16,26) 0.640 0.739 0.442 (9,09) (11,63) (16,76) 0.962 1.165 (23,83) 0.938 (28,99) 1.141 (24,43) (29,59) (19,32)(18,78) 0.020 (0,51) TERMINALS 0.080 (2,03) 0.064 (1,63) (7,80) 0.307 (10,31) 0.406 (12,58) 0.495 (12,58) 0.495 (21,6) 0.850 (26,6) 1.047 0.045 (1,14) 0.045 (1,14) 0.035 (0,89) 0.035 (0,89) 0.010 (0,25) 121314151618 17 432 0.020 (0,51) 0.010 (0,25) 12826 27 B SQ A SQ 0.055 (1,40) 0.045 (1,14) 0.028 (0,71) 0.022 (0,54) 0.050 (1,27) NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-004 www.sycelectronica.com.ar
www.sycelectronica.com.ar
www.sycelectronica.com.ar
www.sycelectronica.com.ar