DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 20

Technical content

Datasheet sections

  • 1.1 Recommended Combinations
  • 3.1 Special Handling Instructions for BGA Package
  • 3.2 LSH064 — 64 ball Fortified Ball Grid Array,
  • 9.1 Erase Endurance
  • 9.2 Data Retention
  • 11.1 Cypress Flash Memory Road map
  • 11.2 Links to Software
  • 11.3 Links to Application Notes

Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 002-13915 Rev. *A Revised October 21, 2016 S70GL02GT 2-Gbit (256-Mbyte) 3.0V Flash Memory General Description The Cypress S70GL02GT 2-Gigabit MirrorBit® Flash memory device is fabricated on 45-nm MirrorBit® Eclipse™ process technology. This device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard single byte/word programming algorithms. This makes the device an ideal product for today’s embedded applications that require higher density, better performance and lower power consumption. This document contains information for the S70GL02GT device, which is a dual-die stack of two S29GL01GT die. For detailed specifications, please refer to the discrete die data sheet: Distinctive Characteristics  CMOS 3.0 Volt Core with Versatile I/O™  Two 1024 Megabit (S29GL01GT) in a single 64-ball Fortified- BGA package (see S29GL01GT datasheet for full specifications)  45 nm MirrorBit Eclipse process technology  Single supply (VCC) for read / program / erase (2.7V to 3.6V)  Versatile I/O Feature – Wide I/O voltage (VIO): 1.65V to VCC  x8 and x16 data bus  16-word/32-byte page read buffer  512-byte Programming Buffer – Programming in Page multiples, up to a maximum of 512 bytes  Sector Erase – Uniform 128-kbytes sectors – S70GL02GT: two thousand forty-eight sectors  Suspend and Resume commands for Program and Erase operations  Status Register, Data Polling, and Ready/Busy pin methods to determine device status  Advanced Sector Protection (ASP) – Volatile and non-volatile protection methods for each sector  Separate 1024-bye One Time Program (OTP) array with two lockable regions – Available in each device Support for CFI (Common Flash Interface)  WP# input – Protects the last sector of the device, regardless of sector protection settings  Temperature Range / Grade – Industrial (–40°C to +85°C) – Industrial Plus (–40°C to +105°C) – Automotive, AEC-Q100 Grade 3 (-40°C to +85°C) – Automotive, AEC-Q100 Grade 2 (-40°C to +105°C)  100,000 Program-Erase cycles  20-year data retention  Packaging Options – 64-ball LSH Fortified BGA, 13 mm x 11 mm Performance Characteristics Notes 1. Access times are dependent on V IO operating ranges. See Ordering Information on page 4 for further details. 2. Contact a sales representative for availability. Document Cypress Document Number S29GL01GT, S29GL512T Data Sheet 002-00247 Max. Read Access Times (ns) (Note 1) Parameter 2 Gb Random Access Time (tACC) 110 120 Page Access Time (tPACC)2 0 3 0 CE# Access Time (tCE) 110 120 OE# Access Time (tOE)2 5 3 5

Document Number: 002-13915 Rev. *A Page 2 of 20 S70GL02GT Typical Program and Erase Rates Operation 40°C to +85°C 40°C to +105°C Buffer Programming (512 bytes) 1.114 MB/s 1.14 MB/s Sector Erase (128 kbytes) 245 kB/s 245 kB/s Maximum Current Consumption Operation 40°C to +85°C 40°C to +105°C Active Read at 5 MHz, 30 pF 60 mA 60 mA Program 100 mA 100 mA Erase 100 mA 100 mA Standby 200 µA 400 µA

Document Number: 002-13915 Rev. *A Page 4 of 20 S70GL02GT 1. Ordering Information

1.1 Recommended Combinations

Recommended Combinations table below list various configurations planned to be available in volume. The table below will be updated as new combinations are released. Check with your local sales representative to confirm availability of specific configuration not listed or to check on newly released combinations. Notes 1. BGA package marking omits leading “S70” and packing type designator from ordering part number. 2. Packing Type “0” is standard option. The ordering part number is formed by a valid combination of the following: S29GL-T Valid Combinations Base OPN Speed (ns) Package and Temperature Model Number Packing Type Ordering Part Number (yy = Model Number, x = Packing Type) S70GL02GT 110 FHI, FHV, FHA, FHB (Note 1) 0, 3 (Note 2) S70GL02GT11FHI01x S70GL02GT11FHV01x S70GL02GT11FHA01x S70GL02GT11FHB01x 120 V1 S70GL02GT12FHIV1x S70GL02GT12FHVV1x S70GL02GT12FHAV1x S70GL02GT12FHBV1x S70GL02GT 12 F H I 01 0 PACKING TYPE 0 = Tray (standard) 3 = 13” Tape and Reel MODEL NUMBER (VIO range, protection when WP# = VIL) 01 = VIO = VCC = 2.7V to 3.6V, highest address sector protected V1 = VIO = 1.65V to VCC, VCC = 2.7V to 3.6V, highest address sector protected TEMPERATURE RANGE / GRADE I = Industrial (–40°C to +85°C) V = Industrial Plus (–40°C to +105°C) A = Automotive, AEC-Q100 Grade 3 (–40°C to +85°C) B = Automotive, AEC-Q100 Grade 2 (–40°C to +105°C) PACKAGE MATERIALS SET H = Low Halogen, Pb-free PACKAGE TYPE F = Fortified Ball Grid Array, 1.0 mm pitch package (LSH064), 11 mm x 13 mm SPEED OPTION 11 = 110 ns 12 = 120 ns DEVICE NUMBER / DESCRIPTION S70GL02GT

3.0 Volt-Only, 2048 Megabit (128M x 16-Bit/256M x 8-Bit) Page-Mode Flash Memory

Manufactured on 45-nm MirrorBit Eclipse process technology

Document Number: 002-13915 Rev. *A Page 5 of 20 S70GL02GT 2. Input/Output Descrip tions and Logic Symbol Table 2.1 identifies the input and output package connections provided on the device. Table 2.1 Input/Output Descriptions Symbol Type Description DQ14–DQ0 I/O Data inputs and outputs. DQ15/A-1 Input/Output DQ15: Data inputs and outputs. A-1: LSB address input in byte mode. CE# Input Chip Enable. At V IL, selects the device for data transfer with the host memory controller. OE# Input Output Enable. At VIL, causes outputs to be actively driven. At VIH, causes outputs to be high impedance (High-Z). WE# Input Write Enable. At VIL, indicates data transfer from host to device. At VIH, indicates data transfer is from device to host. A26-A0 Input Address lines for S29GL02GT. VCC Supply Core power supply. VIO Supply Versatile IO power supply. VSS Supply Power supplies ground. RY/BY# Output — open drain Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At VIL, the device is actively engaged in an Embedded Algorithm such as erasing or programming. At High-Z, the device is ready for read or a new command write — requires external pull-up resistor to detect the High-Z state. Multiple devices may have their RY/BY# outputs tied together to detect when all devices are ready. BYTE# Input Selects data bus width. At VIL, the device is in byte configuration and data I/O pins DQ7-DQ0 are active and DQ15/A-1 becomes the LSB address input. At VIH, the device is in word configuration and data I/O pins DQ15-DQ0 are active. RESET# Input Hardware Reset. At VIL, causes the device to reset control logic to its standby state, ready for reading array data. WP# Input Write Protect. At VIL, disables program and erase functions in the highest address 64-kword (128-kB) sector of the device. At VIH, the sector is not protected. WP# has an internal pull up; When unconnected WP# is at VIH. NC No Connect Not Connected internally. The pin/ball location may be used in Printed Circuit Board (PCB) as part of a routing channel. DNU Reserved Do Not Use. Reserved for use by Cypress. The pin/ball is connected internally. The input has an internal pull down resistance to VSS. The pin/ball can be left open or tied to VSS on the PCB. RFU No Connect Reserved for Future Use. Not currently connected internally but the pin/ball location should be left unconnected and unused by PCB routing channel for future compatibility. The pin/ball may be used by a signal in the future.

Document Number: 002-13915 Rev. *A Page 6 of 20 S70GL02GT 3. Block Diagram Figure 3.1 Block Diagram for 2 x GL01GT (Highest Address Sector Protected) A26 AMAX+1 Ext VCC VCC A0 to A25 A0-A25 VCCQ VIO VSS VSS CE# CE# 1 Gb Flash VSSQ (Flash 1) OE# OE# WE# WE# AMAX+1 Int RESET# RESET# DQ0-15 DQ0-15WP# RY/BY# RY/BY# Amax+1 Ext VCC A0-A25 VCCQ VSS CE# VSSQ OE# WE# AMAX+1 Int RESET# DQ0-14, DQ15/A-1WP# RY/BY#

1 Gb Flash

(Flash 2) BYTE# BYTE# BYTE# WP#

Document Number: 002-13915 Rev. *A Page 7 of 20 S70GL02GT

3.1 Special Handling Instructions for BGA Package

Special handling is required for Flash Memory products in BGA packages. Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time. Figure 3.2 64-ball Fortified Ball Grid Array Notes 1. Ball E1, Do Not Use (DNU), a device internal signal is connec ted to the package connector. The connector may be used by Cypress for test or other purposes and is not intended for connection to any host system signal. Do not use these connections for PCB Signal routing channels. Though not recommended, the ball can be connected to VCC or VSS through a series resistor. 2. Balls C1, D1, E1, G1: Reserved for Future Use (RFU). 3. Balls A1, A8, H1, H8: No Connect (NC). A2 C2 D2 E2 F2 G2 H2 A3 C3 D3 E3 F3 G3 H3 A4 C4 D4 E4 F4 G4 H4 A5 C5 D5 E5 F5 G5 H5 A6 C6 D6 E6 F6 G6 H6 A7 C7 D7 E7 F7 G7 H7 DQ15 / A-1 VSSBYTE#A16A15A14A12A13 DQ13 DQ6DQ14DQ7A11A10A8A9 VCC DQ4DQ12DQ5A19A21RESET#WE# DQ11 DQ3DQ10DQ2A20A18WP# RY/BY# DQ9 DQ1DQ8DQ0A5A6A17A7 OE# VSSCE#A0A1A2A4A3 A1 C1 D1 E1 F1 G1 H1 RFU NCVIORFURFURFUA26NC A8 C8 B8 D8 E8 F8 G8 H8 A25 NCA24VSSVIOA23A22NC 64-ball Fortified BGA Top View, Balls Facing Down

Document Number: 002-13915 Rev. *A Page 8 of 20 S70GL02GT

3.2 LSH064 — 64 ball Fortified Ball Grid Array, 13 x 11 mm

Figure 3.3 LSH064—64-ball Fortified Ball Grid Array (FBGA), 13 x 11 mm SHEET OF REVSPEC NO.THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CYPRESS SEMICONDUCTOR CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT WRITTEN CONSENT OF CYPRESS SEMICONDUCTOR CORPORATION. CYPRESS TITLE SCALE : Company Confidential PACKAGE CODE(S) DRAWN BY APPROVED BY DATE DATE N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. "e" REPRESENTS THE SOLDER BALL GRID PITCH. DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETERS. SD b eE eD ME N 0.50

0.50 BSC

1.00 BSC

0.60 0.70 DIMENSIONS MD E D A SYMBOL 0.40 MIN.

7.00 BSC

11.00 BSC

13.00 BSC

NOM. - 1.40 MAX. SE 0.50 BSC METALIZED MARK, INDENTATION OR OTHER MEANS. "SD" = eD/2 AND "SE" = eE/2. PLANE PARALLEL TO DATUM C. "SD" OR "SE" = 0. SIZE MD X ME. BALLS. DETAIL A LSH064 KOTA SYLI 25-MAY-16 25-MAY-16 **002-13243 13.0X11.0X1.4 MM LSH064 PACKAGE OUTLINE, 64 BALL FBGA 12TO FIT

Document Number: 002-13915 Rev. *A Page 9 of 20 S70GL02GT 4. Memory Map The S70GL02GT consist of uniform 64 kword (128-kbyte) sectors organized as shown in Table 4.1. Note This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA001-SA2046) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 kB sectors have the pattern xxx0000h-xxxFFFFh. 5. Autoselect Table 5.1 provides the device identification codes for the S70GL02GT. For more information on the autoselect function, refer to the S29GL01GT, S29GL512T data sheet (publication number 002-00247). Table 4.1 S70GL02GT Sector and Memory Address Map Uniform Sector Size Sector Count Sector Range Address Range (16-bit) Notes 64 kword/128 kB 2048 SA00 0000000h–000FFFFh Sector Starting Address : : SA2047 7FF0000H–7FFFFFFh Sector Ending Address Table 5.1 Autoselect Addresses in System Description Address Read Data (word/byte mode) Manufacturer ID (Base) + 00h 0001h Device ID, Word 1 (Base) + 01h 227Eh Device ID, Word 2 (Base) + 0Eh 2248h Device ID, Word 3 (Base) + 0Fh 2201h Secure Device Verify (Base) + 03h For S70GL02GT highest address sector protect: XX3Fh = Not Factory Locked XXBFh = Factory Locked Sector Protect Verify (SA) + 02h xx01h /01h = Locked, xx00h/00h = Unlocked

Document Number: 002-13915 Rev. *A Page 10 of 20 S70GL02GT 6. DC Characteristics Notes 1. I CC active while Embedded Algorithm is in progress. 2. Not 100% tested. 3. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time. 4. V IO = 1.65V to VCC or 2.7V to VCC depending on the model. 6. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly. 7. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedde d operation, ICC7 will be drawn during the remainder of tRPH. After the end of tRPH the device will go to standby mode until the next read or write. 8. For all other DC current values please refer to the S29GL01GT/S29GL512T data sheet. Table 6.1 DC Characteristics (–40°C to +85°C) Parameter Description Test Conditions Min Typ (Note 2) Max Unit ILI Input Load Current V IN = VSS to VCC, VCC = VCC max All Others ±0.04 ±2.0 µA WP#, BYTE# ±1.0 ±4.0 ILO Output Leakage Current V OUT = VSS to VCC, VCC = VCC max ±0.04 ±2.0 µA ICC4 VCC Standby Current CE#, RESET#, OE# = VIH, VIH = VIO VIL = VSS, VCC = VCC max 140 200 µA ICC5 VCC Reset Current (Notes 2, 7) CE# = VIH, RESET# = VIL, VCC = VCC max 20 40 mA ICC6 Automatic Sleep Mode (3) VIH = VIO, VIL = VSS, VCC = VCC max, tACC + 30 ns 61 2 m A VIH = VIO, VIL = VSS, VCC = VCC max, tASSB 200 300 µA ICC7 VCC Current during power up (Notes 2, 6) RESET# = VIO, CE# = VIO, OE# = VIO, VCC = VCC max, 106 160 mA

Document Number: 002-13915 Rev. *A Page 11 of 20 S70GL02GT Notes 1. I CC active while Embedded Algorithm is in progress. 2. Not 100% tested. 3. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time. 4. V IO = 1.65V to VCC or 2.7V to VCC depending on the model. 6. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly. 7. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedde d operation, ICC7 will be drawn during the remainder of tRPH. After the end of tRPH the device will go to standby mode until the next read or write. 8. For all other DC current values please refer to the S29GL01GT/S29GL512T data sheet. Table 6.2 DC Characteristics (–40°C to +105°C) Parameter Description Test Conditions Min Typ (Note 2) Max Unit ILI Input Load Current V IN = VSS to VCC, VCC = VCC max All Others ±0.04 ±2.0 µA WP#, BYTE# ±0.5 ±2.0 ILO Output Leakage Current V OUT = VSS to VCC, VCC = VCC max ±0.04 ±2.0 µA ICC4 VCC Standby Current CE#, RESET#, OE# = VIH, VIH = VIO VIL = VSS, VCC = VCC max 140 400 µA ICC5 VCC Reset Current (Notes 2, 7) CE# = VIH, RESET# = VIL, VCC = VCC max 20 40 mA ICC6 Automatic Sleep Mode (3) VIH = VIO, VIL = VSS, VCC = VCC max, tACC + 30 ns 61 2 m A VIH = VIO, VIL = VSS, VCC = VCC max, tASSB 200 400 µA ICC7 VCC Current during power up (Notes 2, 6) RESET# = VIO, CE# = VIO, OE# = VIO, VCC = VCC max, 106 160 mA

Document Number: 002-13915 Rev. *A Page 12 of 20 S70GL02GT 7. BGA Package Capacitance Notes 1. Sampled, not 100% tested. 2. Test conditions TA = 25°C, f = 1.0 MHz. 8. Thermal Resistance 9. Data Integrity

9.1 Erase Endurance

Note: 1. Each write command to a non-volatile register causes a P/E cycl e on the entire non-volatile register array. OTP bits and registers internally reside in a separate array that is not P/E cycled.

9.2 Data Retention

Contact Cypress Sales or an FAE representative for additional information regarding data integrity. Parameter Symbol Parameter Description Typ Max Unit CIN Input Capacitance 9 11 pF COUT Output Capacitance 7 9 pF A26 Highest Order Address 5 6 pF CE# Separated Control Pin 4 5 pF OE# Separated Control Pin 4 5 pF WE# Separated Control Pin 7 8 pF WP# Separated Control Pin 5 6 pF RESET# Separated Control Pin 39 41 pF RY/BY# Separated Control Pin 4 5 pF Parameter Description LSH064 Unit Theta JA Thermal Resistance (junction to ambient) 29 °C/W Parameter Minimum Unit Program/Erase cycles per main Flash array sectors 100K P/E cycle Program/Erase cycles per PPB array or non-volatile register array (1) 100K P/E cycle Parameter Test Conditions Minimum Time Unit Data Retention Time 1K Program/Erase Cycles 20 Years 10K Program/Erase Cycles 2 Years 100K Program/Erase Cycles .2 Years

Document Number: 002-13915 Rev. *A Page 13 of 20 S70GL02GT 10. Device ID and Common Flash Interface (ID-CFI) ASO Map The Device ID portion of the ASO (word locations 0h to 0Fh) provides manufacturer ID, device ID, Sector Protection State, and basic feature set information for the device. ID-CFI Location 02h displays sector protection status for the sector selected by the sector address (SA) used in the ID-CFI enter command. To read the protection status of more than one sector it is necessary to exit the ID ASO and enter the ID ASO using the new SA. The access time to read location 02h is always tACC and a read of this location requires CE# to go High before the read and return Low to initiate the read (asynchronous read access). Page mode read between location 02h and other ID locations is not supported. Page mode read between ID locations other than 02h is supported. Table 10.1 ID (Autoselect) Address Map Description Address (x16) Address (x8) Read Data Manufacture ID (SA) + 0000h (SA) + 0000h 0001h Device ID (SA) + 0001h (SA) + 0002h 227Eh Protection Verification (SA) + 0002h (SA) + 0004h Sector Protection State (1= Sector protected, 0= Sector unprotected). To read a different SA protection state only a new SA needs to be given. Indicator Bits (SA) + 0003h (SA) + 0006h For S70GL02Gt highest address sector protect: XX3Fh = Not Factory Locked XXBFh = Factory Locked For S70GL02GT lowest address sector protect: XX2Fh = Not Factory Locked XXAFh = Factory Locked DQ15-DQ08 = 1 (Reserved) DQ7 - Factory Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ6 - Customer Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ5 = 1 (Reserved) DQ4 - WP# Protects 0 = lowest address Sector 1 = highest address Sector DQ3 - DQ0 = 1 (Reserved) RFU (SA) + 0004h (SA) + 0008h Reserved (SA) + 0005h (SA) + 000Ah Reserved (SA) + 0006h (SA) + 000Ch Reserved (SA) + 0007h (SA) + 000Eh Reserved (SA) + 0008h (SA) + 0010h Reserved (SA) + 0009h (SA) + 0012h Reserved (SA) + 000Ah (SA) + 0014h Reserved (SA) + 000Bh (SA) + 0016h Reserved Lower Software Bits (SA) + 000Ch (SA) + 0018h Bit 0 - Status Register Support 1 = Status Register Supported 0 = Status Register not supported Bit 1 - DQ polling Support 1 = DQ bits polling supported 0 = DQ bits polling not supported Bit 3-2 - Command Set Support 11 = reserved 10 = reserved 01 = Reduced Command Set 00 = Classic Command set Bits 4-15 - Reserved = 0 Upper Software Bits (SA) + 000Dh (SA) + 001Ah Reserved Device ID (SA) + 000Eh (SA) + 001Ch 2248h = 2 Gb Device ID (SA) + 000Fh (SA) + 000Eh 2201h

Document Number: 002-13915 Rev. *A Page 14 of 20 S70GL02GT Table 10.2 CFI Query Identification String Word Address Data Description (SA) + 0010h (SA) + 0011h (SA) + 0012h 0051h 0052h 0059h Query Unique ASCII string “QRY” (SA) + 0013h (SA) + 0014h 0002h 0000h Primary OEM Command Set (SA) + 0015h (SA) + 0016h 0040h 0000h Address for Primary Extended Table (SA) + 0017h (SA) + 0018h 0000h 0000h Alternate OEM Command Set (00h = none exists) (SA) + 0019h (SA) + 001Ah 0000h 0000h Address for Alternate OEM Extended Table (00h = none exists) Table 10.3 CFI System Interface String Word Address Data Description (SA) + 001Bh 0027h V CC Min. (erase/program) (D7-D4: volts, D3-D0: 100 mV) (SA) + 001Ch 0036h V CC Max. (erase/program) (D7-D4: volts, D3-D0: 100 mV) (SA) + 001Dh 0000h V PP Min. voltage (00h = no VPP pin present) (SA) + 001Eh 0000h V PP Max. voltage (00h = no VPP pin present) (SA) + 001Fh 0008h Typical timeout per single word write 2 N µs (SA) + 0020h 0009h Typical timeout for max multi-byte program, 2N µs (00h = not supported) (SA) + 0021h 000Ah Typical timeout per individual block erase 2 N ms (SA) + 0022h 0015h (2 Gb) Typical timeout for full chip erase 2 N ms (00h = not supported) (SA) + 0023h 0002h (85°C) 0003h (105°C) Max. timeout for single word write 2N times typical (SA) + 0024h 0001h (85°C) 0002h (105°C) Max. timeout for buffer write 2N times typical (SA) + 0025h 0002h Max. timeout per individual block erase 2 N times typical (SA) + 0026h 0002h Max. timeout for full chip erase 2N times typical (00h = not supported)

Document Number: 002-13915 Rev. *A Page 15 of 20 S70GL02GT Table 10.4 CFI Device Geometry Definition Word Address Data Description (SA) + 0027h 001Ch (2 Gb) Device Size = 2 N byte (SA) + 0028h 0002h Flash Device Interface Description 0 = x8-only, 1 = x16-only, 2 = x8/x16 capable (SA) + 0029h 0000h (SA) + 002Ah 0009h Max. number of byte in multi-byte write = 2N (00 = not supported)(SA) + 002Bh 0000h (SA) + 002Ch 0001h Number of Erase Block Regions within device 1 = Uniform Device, 2 = Boot Device (SA) + 002Dh 00FFh Erase Block Region 1 Information (refer to JEDEC JESD68-01 or JEP137 specifications) (SA) + 002Eh 0007h (SA) + 002Fh 0000h (SA) + 0030h 0002h (SA) + 0031h 0000h Erase Block Region 2 Information (refer to CFI publication 100) (SA) + 0032h 0000h (SA) + 0033h 0000h (SA) + 0034h 0000h (SA) + 0035h 0000h Erase Block Region 3 Information (refer to CFI publication 100) (SA) + 0036h 0000h (SA) + 0037h 0000h (SA) + 0038h 0000h (SA) + 0039h 0000h Erase Block Region 4 Information (refer to CFI publication 100) (SA) + 003Ah 0000h (SA) + 003Bh 0000h (SA) + 003Ch 0000h (SA) + 003Dh FFFFh Reserved(SA) + 003Eh FFFFh (SA) + 003Fh FFFFh

Document Number: 002-13915 Rev. *A Page 16 of 20 S70GL02GT Table 10.5 CFI Primary Vendor-Specific Extended Query Word Address Data Description (SA) + 0040h 0050h Query-unique ASCII string “PRI”(SA) + 0041h 0052h (SA) + 0042h 0049h (SA) + 0043h 0031h Major version number, ASCII (SA) + 0044h 0035h Minor version number, ASCII (SA) + 0045h 0024h Address Sensitive Unlock (Bits 1-0) 00b = Required 01b = Not Required Process Technology (Bits 5-2) 0000b = 0.23 µm Floating Gate 0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MirrorBit 0011b = 0.13 µm Floating Gate 0100b = 0.11 µm MirrorBit 0101b = 0.09 µm Floating Gate 0110b = 0.09 µm MirrorBit 0111b = 0.065 µm MirrorBit Eclipse 1000b = 0.065 µm MirrorBit 1001b = 0.045 µm MirrorBit (SA) + 0046h 0002h Erase Suspend 0 = Not Supported 1 = Read Only 2 = Read and Write (SA) + 0047h 0001h Sector Protect 00 = Not Supported X = Number of sectors in smallest group (SA) + 0048h 0000h Temporary Sector Unprotect 00 = Not Supported 01 = Supported (SA) + 0049h 0008h Sector Protect/Unprotect Scheme 04 = High Voltage Method 05 = Software Command Locking Method 08 = Advanced Sector Protection Method (SA) + 004Ah 0000h Simultaneous Operation 00 = Not Supported X = Number of banks (SA) + 004Bh 0000h Burst Mode Type 00 = Not Supported 01 = Supported (SA) + 004Ch 0003h Page Mode Type 00 = Not Supported 01 = 4 Word Page 02 = 8 Word Page 03=16 Word Page

Document Number: 002-13915 Rev. *A Page 17 of 20 S70GL02GT (SA) + 004Dh 00B5h ACC (Acceleration) Supply Minimum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV (SA) + 004Eh 00C5h ACC (Acceleration) Supply Maximum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV (SA) + 004Fh 0005h (Top) WP# Protection 00h = Flash device without WP Protect (No Boot) 01h = Eight 8 kB Sectors at TOP and Bottom with WP (Dual Boot) 02h = Bottom Boot Device with WP Protect (Bottom Boot) 03h = Top Boot Device with WP Protect (Top Boot) 04h = Uniform, Bottom WP Protect (Uniform Bottom Boot) 05h = Uniform, Top WP Protect (Uniform Top Boot) 06h = WP Protect for all sectors 07h = Uniform, Top or Bottom WP Protect (SA) + 0050h 0001h Program Suspend 00 = Not Supported 01 = Supported (SA) +0051h 0002h Unlock Bypass 00 = Not Supported 01 =Supported (SA) + 0052h 0009h Secured Silicon Sector (Customer OTP Area) Size 2 N (bytes) (SA) + 0053h 008Fh Software Features bit 0: status register polling (1 = supported, 0 = not supported) bit 1: DQ polling (1 = supported, 0 = not supported) bit 2: new program suspend/resume commands (1 = supported, 0 = not supported) bit 3: word programming (1 = supported, 0 = not supported) bit 4: bit-field programming (1 = supported, 0 = not supported) bit 5: autodetect programming (1 = supported, 0 = not supported) bit 6: RFU bit 7: multiple writes per Line (1 = supported, 0 = not supported) (SA) + 0054h 0005h Page Size = 2 N bytes (SA) + 0055h 0006h Erase Suspend Timeout Maximum < 2 N (µs) (SA) + 0056h 0006h Program Suspend Timeout Maximum < 2 N (µs) (SA) + 0057h to (SA) + 0077h FFFFh Reserved (SA) + 0078h 0006h Embedded Hardware Reset Timeout Maximum < 2N (µs) Reset with Reset Pin (SA) + 0079h 0009h Non-Embedded Hardware Reset Timeout Maximum < 2N (µs) Power on Reset Table 10.5 CFI Primary Vendor-Specific Extended Query (Continued) Word Address Data Description

Document Number: 002-13915 Rev. *A Page 18 of 20 S70GL02GT 11. Other Resources

11.1 Cypress Flash Memory Roadmap

http://www.cypress.com/Flash-Roadmap

11.2 Links to Software

http://www.cypress.com/software-and-drivers-cypress-flash-memory

11.3 Links to Application Notes

http://www.cypress.com/cypressappnotes

Document Number: 002-13915 Rev. *A Page 19 of 20 S70GL02GT 12. Revision History Document History Page Document Title: S70GL02GT, 2-Gbit (256-Mbyte) 3.0V Flash Memory Document Number: 002-13915 Rev. ECN No. Orig. of Change Submission Date Description of Change ** 5415485 NFB 08/26/2016 Initial release *A 5441037 NFB 10/21/2016 Updated Section 7., BGA Package Capacitance on page 12. Added Section 8., Thermal Resistance on page 12. Added Section 9., Data Integrity on page 12. Added Section 11., Other Resources on page 18.

Document Number: 002-13915 Rev. *A Revised October 21, 2016 Page 20 of 20 © Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to dist ribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any ot her use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does n ot assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design informati on or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazar dous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage (“Unintended Uses”). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affe ct its safety or effectiveness. Cypress is not liable, in whol e or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Uninte nded Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. S70GL02GT Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory PSoC cypress.com/psoc Touch Sensing cypress.com/touch USB Controllers cypress.com/usb Wireless/RF cypress.com/wireless PSoC® Solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components Technical Support cypress.com/support