RTL8188ER-CG REALTEK | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 20

Technical content

SINGLE-CHIP IEEE 802.11b/g/n 1T1R WLAN DATASHEET (CONFIDENTIAL: Development Partners Only) Rev. 0.3 22 May. 2012 Track ID: Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan www.realtek.com

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface ii Track ID: JATR-2265-11 Rev. 0.3 COPYRIGHT © 2011 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp. DISCLAIMER Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors. TRADEMARKS Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners. USING THIS DOCUMENT This document is intended for the software engineer‟s reference and provides detailed programming information. Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

REVISION HISTORY

Revision Release Date Summary 0.1 2012/01/30 Preliminary release 0.2 2012/04/19 Correct ordering information 0.3 2012/5/22 Modify Fig 1, 2, 3

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface iii Track ID: JATR-2265-11 Rev. 0.3 Table of Contents

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 1 Track ID: JATR-2265-11 Rev. 0.3 1. General Description The Realtek RTL8188ER is a highly integrated single-chip 802.11n Wireless LAN (WLAN) network PCIe interface (PCIe 1.0/1.0a/1.1 compliant) controller. It combines a WLAN MAC, a 1T1R capable WLAN baseband, and WLAN RF in a single chip. The RTL8188ER provides a complete solution for a high throughput performance integrated wireless LAN device. The RTL8188ER WLAN baseband implements Orthogonal Frequency Division Multiplexing (OFDM) with 1 transmit and 1 receive path and is compatible with the IEEE 802.11n specification. Features include one spatial stream transmission, short guard interval (GI) of 400ns, spatial spreading, and transmission over 20MHz and 40MHz bandwidth. For legacy compatibility, Direct Sequence Spread Spectrum (DSSS), Complementary Code Keying (CCK) and OFDM baseband processing are included to support all IEEE 802.11b and 802.11g data rates. Differential phase shift keying modulation schemes, DBPSK and DQPSK with data scrambling capability, are available, and CCK provides support for legacy data rates, with long or short preamble. The high-speed FFT/IFFT paths, combined with BPSK, QPSK, 16QAM, and 64QAM modulation of the individual subcarriers and rate compatible punctured convolutional coding with coding rate of 1/2, 2/3, 3/4, and 5/6, provide higher data rates of 54Mbps and 150Mbps for IEEE 802.11g and 802.11n OFDM respectively. The RTL8188ER WLAN Controller builds in an enhanced signal detector, an adaptive frequency domain equalizer, and a soft-decision Viterbi decoder to alleviate severe multi-path effects and mutual interference in the reception of multiple streams. Efficient IQ-imbalance, DC offset, phase noise, frequency offset, and timing offset compensations are provided for the radio frequency front-end. Selectable digital transmit and receive FIR filters are provided to meet transmit spectrum mask requirements and to reject adjacent channel interference, respectively. The RTL8188ER WLAN Controller supports fast receiver Automatic Gain Control (AGC) with synchronous and asynchronous control loops among antennas, antenna diversity functions, and adaptive transmit power control function to obtain the better performance in the analog portions of the transceiver. The RTL8188ER WLAN MAC supports 802.11e for multimedia applications, 802.11i for security, and 802.11n for enhanced MAC protocol efficiency. Using packet aggregation techniques such as A-MPDU

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 2 Track ID: JATR-2265-11 Rev. 0.3 with BA and A-MSDU, protocol efficiency is significantly improved. Power saving mechanisms such as Legacy Power Save, and U-APSD, reduce the power wasted during idle time, and compensates for the extra power required to transmit OFDM. The RTL8188ER provides simple legacy and 20MHz/40MHz co-existence mechanisms to ensure backward and network compatibility.

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 3 Track ID: JATR-2265-11 Rev. 0.3 2. Features General  56-pin QFN  CMOS MAC, Baseband PHY, and RF in a single chip for IEEE 802.11b/g/n compatible WLAN  Complete 802.11n solution for 2.4GHz band  72.2Mbps receive PHY rate and 72.2Mbps transmit PHY rate using 20MHz bandwidth  150Mbps receive PHY rate and 150Mbps transmit PHY rate using 40MHz bandwidth  Compatible with 802.11n specification  Backward compatible with 802.11b/g devices while operating in 802.11n mode Interface  Complies with PCIe 1.0/1.0a/1.1 for WLAN Standards Supported  IEEE 802.11b/g/n compatible WLAN  IEEE 802.11e QoS Enhancement (WMM)  802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services WLAN MAC Features  Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)  Low latency immediate High-Throughput Block Acknowledgement (HT-BA)  PHY-level spoofing to enhance legacy compatibility  Power saving mechanism  Channel management and co-existence  Transmit Opportunity (TXOP) Short Inter-Frame Space (SIFS) bursting for higher multimedia bandwidth WLAN PHY Features  IEEE 802.11n OFDM  One Transmit and one Receive path (1T1R)  20MHz and 40MHz bandwidth transmission  Short Guard Interval (400ns)  DSSS with DBPSK and DQPSK, CCK modulation with long and short preamble  OFDM with BPSK, QPSK, 16QAM, and 64QAM modulation. Convolutional Coding Rate: 1/2, 2/3, 3/4, and  Maximum data rate 54Mbps in 802.11g and 150Mbps in 802.11n  Switch diversity for DSSS/CCK  Hardware antenna diversity in per packet base  Selectable receiver FIR filters  Programmable scaling in transmitter and receiver to trade quantization noise against increased probability of clipping  Fast receiver Automatic Gain Control (AGC)  On-chip ADC and DAC Peripheral Interfaces  General Purpose Input/Output (8 pins)

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 4 Track ID: JATR-2265-11 Rev. 0.3  Three configurable LED pins

40 MHz

2.4 GHz

Figure 1. Single-Band 11n (1x1) Solution

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 6 Track ID: JATR-2265-11 Rev. 0.3 3.2. Single-Band 11n (1x1) Solution with Transmit & Receive Diversity Antenna A SPDT .PA Receiver RX I/Q DACADC SWR/LDO Regulators 40MHz Crystal MAC Configuration Control and Memory Ext Interface Baseband (PHY) PCI-E Host Interface 3.3V TX I/Q 2.4GHz Transmitter Matchi ng Matchi ng NV Memory RTL8188ER Balun/ Filter Circuit matching Antenna B Figure 2.Single-Band 11n (1x1) dual antenna diversity Solution 3.3. Single-Band 11n (1x1) Solution with Receive-Only Diversity Antenna A .PA Receiver DACADC SWR/LDO Regulators ( PHY) PCI-E Host Interface 3.3V TX I/Q

Figure 3. Single-Band 11n (1x1) dual antenna Solution

57 GND (Exposed Pad)

Figure 4. Pin Assignments „Green‟ package is indicated by a „G‟ in the location marked „T‟ in Figure 4.

Table 1. PCI Express Transceiver Interface after the de-assertion of the PERSTB. Table 2. Power Pins Table 3. RF Interface

Table 4. LED Interface

Table 5. Clock and Other Pins receiving in the 2.4GHz ISM band.

  1. Electrical and Thermal Characteristics

Table 6. Temperature Limit Ratings Table 7. Thermal Parameters Table 8. DC Characteristics Table 9. 3.3V GPIO DC Characteristics

Table 10. 2.8V GPIO DC Characteristics Table 11. 1.8V GPIO DC Characteristics

  1. Interface Timing Specification

Figure 5. RTL8188ER PCIe Bus Power On Sequence Table 12. The typical timing range

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 14 Track ID: JATR-2265-11 Rev. 0.3 8. Mechanical Dimensions

Single-Chip IEEE 802.11b/g/n 1T1R WLAN Controller with PCIe Interface 15 Track ID: JATR-2265-11 Rev. 0.3 8.1. Mechanical Dimensions Notes Symbol Dimension in mm Dimension in inch Min Nom Max Min Nom Max A3 0.2 REF 0.008 REF D/E 7.00 BSC 0.276 BSC e 0.40 BSC 0.016 BSC Notes: 1. CONTROLLING DIMENSION :MILLIMETER(mm). 2. REFERENCE DOCUMENTL:JEDEC MO-220.

Table 13. Ordering Information Note: See page 7 for package identification.