RT9004 RICHTEK | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
Features
zzzzz Short Circuit Thermal Folded Back Protection z Low-Noise for RF Application z Fast Response in Line/Load Transient z Quick Start-Up (Typically 50us) z Low Dropout : 220mV @ 300mA z Wide Operating Voltage Ranges : 2.5V to 5.5V z TTL-Logic-Controlled Shutdown Input z Low Temperature Coefficient z Thermal Shutdown Protection z Only 1uF Output Capacitor Required for Stability z High Power Supply Rejection Ratio z Custom Voltage Available z Small 10-Lead VDFN and WDFN Packages zzzzz RoHS Compliant and 100% Lead (Pb)-Free Pin Configurations
Applications
z CDMA/GSM Cellular Handsets z Battery-Powered Equipment z Laptop, Palmtops, Notebook Computers z Hand-Held Instruments z PCMCIA Cards z Portable Information Appliances
Ordering Information
The RT9004 is designed for portable RF and wireless applications with demanding performance and space requirements. The RT9004 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The RT9004 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The RT9004 consumes less than 0.01uA in shutdown mode and has fast turn-on time less than 50us. RT9004 is short circuit thermal folded back protected. RT9004 lowers its OTP trip point from 165 °C to 110°C when output short circuit occurs (VOUT < 0.4V) providing maximum safety to end users. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. Available in the VDFN-10L 3x3 and WDFN-10L 3x3 packages, the RT9004 also offers custom voltage, range of 1.5V to 3.5V with 0.1V per step. (TOP VIEW) V/WDFN-10L 3x3 300mA, Low Noise, Ultra-Fast CMOS Triple LDOs Regulator Note : Richtek Pb-free and Green products are : \RoHS compliant and compatible with the current require- ments of IPC/JEDEC J-STD-020. \Suitable for use in SnPb or Pb-free soldering processes. \`100% matte tin (Sn) plating. Marking Information For marking information, contact our sales representative directly or through a Richtek distributor located in your area, otherwise visit our website for detail. RT9004 Package Type QV : VDFN-10L 3x3 (V-Type) QW : WDFN-10L 3x3 (W-Type) Voltage Version : VOUT1/VOUT2/VOUT3 A : 2.8V/2.5V/1.8V B : 3.0V/2.5V/1.8V C : 2.8V/2.8V/1.8V D : 2.8V/1.8V/1.8V E : 3.3V/2.8V/1.8V F : 3.3V/2.8V/2.8V G : 2.5V/2.8V/2.5V H : 2.8V/2.8V/1.5V J : 1.5V/3.3V/3.3V K : 3.0V/3.0V/1.8V Operating Temperature Range P : Pb Free with Commercial Standard G : Green (Halogen Free with Commer- cial Standard) VOUT1 VOUT2 EN3 VOUT3 VIN1 EN1 VIN2 VIN3 EN2 GND GND
DS9004-00 February 2008www.richtek.com Typical Application Circuit Functional Pin Description VIN1 GND VOUT1 RT9004 VIN VOUT1 VIN2 1uF VOUT2 VOUT3VIN3 VOUT2 VOUT3 COUT 2.2uF CIN EN1 EN2 EN3Chip Shutdown Chip Enable VIN1 GND VOUT1 RT9004 VIN1 VOUT1 VIN2 1uF VOUT2 VOUT3VIN3 VOUT2 VOUT3 COUT 1uF CIN EN1 EN2 EN3Chip Shutdown Chip Enable VIN2 VIN3 Pin Number Pin Nam e Pin Function 1 VOUT1 Output Voltage 1. 2 VOUT2 Output Voltage 2. Exposed Pad (11) GN D Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. 4 VOUT3 Output Voltage 3. 5 EN3 Chip Enable 3 (Active High). Note that this pin is high impedance. There should be a pull low 100kΩ resistor connected to GND when the control signal is floating. 6 VIN3 Input Voltage 3. 7 EN2 Chip Enable 2 (Active High). Note that this pin is high impedance. There should be a pull low 100kΩ resistor connected to GND when the control signal is floating. 8 VIN2 Input Voltage 2. 9 EN1 Chip Enable 1 (Active High). Note that this pin is high impedance. There should be a pull low 100kΩ resistor connected to GND when the control signal is floating. 10 VIN1 Input Voltage 1.
DS9004-00 February 2008 www.richtek.com Function Block Diagram EN1 Current-Limit and Thermal Protection MOS Driver-+ VOUT1 Shutdown and Logic Control VIN1 Error Amplifier VREF GND EN2 Current-Limit and Thermal Protection MOS Driver-+ VOUT2 Shutdown and Logic Control VIN2 Error Amplifier VREF EN3 Current-Limit and Thermal Protection MOS Driver-+ VOUT3 Shutdown and Logic Control VIN3 Error Amplifier VREF
DS9004-00 February 2008www.richtek.com Absolute Maximum Ratings (Note 1) z Power Dissipation, PD @ TA = 25°C z Package Thermal Resistance (Note 4) z ESD Susceptibility (Note 2)
Electrical Characteristics
(VIN = VOUT + 1V, CIN = COUT = 1μF, TA = 25°C, unless otherwise specified) Parameter Symbol Test Conditions Min Typ Max Units Output Voltage Accuracy ΔVOUT I OUT = 1mA −2 -- +2 % Current Limit I LIM R LOAD = 1Ω 360 400 -- mA Quiescent Current I Q VEN >= 1.2V, IOUT = 0mA -- 90 -- μA IOUT = 200mA -- 170 -- Dropout Voltage (Note 4) V DROP IOUT = 300mA -- 220 -- mV Line Regulation ΔVLINE VIN = (VOUT + 1V) to 5.5V, IOUT = 1mA -- -- 0.3 % Load Regulation ΔVLOAD 1mA < I OUT < 300mA -- -- 0.6 % Standby Current I STBY V EN = GND, Shutdown -- 0.01 1 μA EN Input Bias Current I IBSD V EN = GND or VIN -- 0 100 nA Logic-Low Voltage V IL V IN = 3V to 5.5V, Shutdown -- -- 0.4 EN Threshold Logic-High Voltage V IH V IN = 3V to 5.5V, Start-Up 1.2 -- -- V f = 100Hz -- −60 -- Power Supply Rejection Rate f = 10kHz PSRR C OUT = 1μF, IOUT = 100mA -- −30 -- dB Thermal Shutdown Temperature T SD -- 165 -- °C Thermal Shutdown Hysteresis ΔTSD -- 30 -- °C Thermal Folded Back Temperature ΔTTFB -- 110 -- °C Recommended Operating Conditions (Note 3)
DS9004-00 February 2008 www.richtek.com Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability. Note 2. Devices are ESD sensitive. Handling precaution is recommended. Note 3. The device is not guaranteed to function outside its operating conditions. Note 4. θJA is measured in the natural convection at T A = 25°C on a low effective thermal conductivity test board (single-later, 1s) of JEDEC 51-3 thermal measurement standard.
DS9004-00 February 2008www.richtek.com Typical Operating Characteristics Output Voltage vs. Temperature 1.6 1.7 1.8 1.9 -50 -25 0 25 50 75 100 125 Temperature Output Voltage (V) (°C) VIN = 5V CIN = COUT = 1uF No Load Quiesent Current vs. Temperature 100 -50 -25 0 25 50 75 100 125 Temperature Quiescent Current (uA) (°C) VIN = 3.3V VOUT = 1.5V CIN = COUT = 1uF EN Pin Shutdown Threshold vs. Temperature 0.25 0.5 0.75 1.25 1.5 -50 -25 0 25 50 75 100 125 Temperature EN Pin Threshold Voltage (V) (°C) VIN = 3.3V VOUT = 1.5V CIN = COUT = 1uF Current Limit vs. Input Voltage 300 350 400 450 500 550 600 Input Voltage (V) Current Limit (mA) VOUT = 1.5V CIN = COUT = 1uF Dropout Voltage vs. Load Current 100 150 200 250 300 Load Current (A) Dropout Voltage (mV) VOUT = 3.3V CIN = COUT = 1uF TJ = 125°C TJ = 25°C TJ = -40°C PSRR -80 -60 -40 -20 0.01 0.1 1 10 100 1000 Frequency (kHz) PSRR (dB) VOUT = 2.5V ILOAD = 10mA ILOAD = 100mA CIN = COUT = 1uF, X7R 10 100 1K 10K 100K 1M (Hz)
DS9004-00 February 2008 www.richtek.com Time (100 μs/Div) CIN = COUT = 1uF Line Transient Response Output Voltage Deviation (mV) Input Voltage Deviation (V) ILOAD = 50mA -20 Time (100 μs/Div) CIN = COUT = 1uF Line Transient Response Output Voltage Deviation (mV) Input Voltage Deviation (V) ILOAD = 250mA -50 Time (100 μs/Div) VIN = 3.3V CIN = COUT = 1uF Load Transient Response Output Voltage Deviation (mV) Load Current (mA) VOUT = 1.5V ILOAD = 1mA to 250mA400 200 -50 Start Up EN (2V/Div) Time (10 μs/Div) VOUT1 (2V/Div) VOUT2 (2V/Div) VOUT3 (200mV/Div) VIN = 3.3V, CIN = 2.2μF VIN = 3.3V, CIN = 2.2μF Start Up EN (2V/Div) Time (25 μs/Div) VOUT1 (2V/Div) VOUT2 (2V/Div) VOUT3 (2V/Div) Time (100 μs/Div) VIN = 3.3V CIN = COUT = 1uF Load Transient Response Output Voltage Deviation (mV) Load Current (mA) VOUT = 1.5V ILOAD= 1mA to 50mA100 -50
DS9004-00 February 2008www.richtek.com VOUT = 2.5V, ILOAD = 150mA Noise Time (1ms/Div) Noise (uV/Div) 600 400 200 -200 -400 -600 VOUT = 1.8V, ILOAD = 150mA Noise Time (1ms/Div) Noise (uV/Div) 600 400 200 -200 -400 -600 VOUT = 2.8V, ILOAD = 150mA Noise Time (1ms/Div) Noise (uV/Div) 600 400 200 -200 -400 -600
better PSRR and line-transient response. and returned to a clean analog ground. EN turn on control level must be greater than 1.2 volts. regulator in a continuously on state. Thermal protection limits power dissipation in RT9004. after the junction temperature cools by 30°C. Figure 2. Short Circuit Thermal Folded Back Protection
165 C° 110 C°
80 C°IC Temperature
θJA is the junction to ambient thermal resistance. Figure 3. Derating Curves for RT9004 Package
DS9004-00 February 2008 www.richtek.com D E A L be SEE DETAIL A Outline Dimension Dimensions In Millimeters Dimensions In Inches Symbol Min Max Min Max A 0.800 1.000 0.031 0.039 A1 0.000 0.050 0.000 0.002 A3 0.175 0.250 0.007 0.010 b 0.180 0.300 0.007 0.012 D 2.950 3.050 0.116 0.120 D2 2.300 2.650 0.091 0.104 E 2.950 3.050 0.116 0.120 E2 1.500 1.750 0.059 0.069 e 0.500 0.020 L 0.350 0.450 0.014 0.018 V-Type 10L DFN 3x3 Package 1 122 Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated. DETAIL A Pin #1 ID and Tie Bar Mark Options
DS9004-00 February 2008www.richtek.com Richtek Technology Corporation Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)5526611 Richtek Technology Corporation Taipei Office (Marketing) 8F, No. 137, Lane 235, Paochiao Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)89191466 Fax: (8862)89191465 Email: marketing@richtek.com D E A L be SEE DETAIL A Dimensions In Millimeters Dimensions In Inches Symbol Min Max Min Max A 0.700 0.800 0.028 0.031 A1 0.000 0.050 0.000 0.002 A3 0.175 0.250 0.007 0.010 b 0.180 0.300 0.007 0.012 D 2.950 3.050 0.116 0.120 D2 2.300 2.650 0.091 0.104 E 2.950 3.050 0.116 0.120 E2 1.500 1.750 0.059 0.069 e 0.500 0.020 L 0.350 0.450 0.014 0.018 W-Type 10L DFN 3x3 Package 1 122 Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated. DETAIL A Pin #1 ID and Tie Bar Mark Options