RT7882 RICHTEK | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 31

Technical content

Features

⚫ Support USB Type-C Power Delivery (PD) Provider ⚫ Type-C, USB PD and Communication Protocols  Compliant with USB PD 3.1 Specification, USB Type-C Cable and Connector Specification 2.1  VCONN Output 100mW  Support Other Proprietary Communication Protocols through Internal MCU, DP and DM Pins ⚫ Integrated PWM Buck-Boost Controller  Wide Input Voltage Range: 4.5V to 30V  Wide Output Voltage Range: 3.3V to 21V  Peak-Current Mode PWM Operation  Internal Compensation for CV, CC  Programmable PWM Switching Frequency (200kHz to 600kHz)  Pulse-Skipping Mode for Light-Load Efficiency; Selectable Forced CCM Operation ⚫ AnyPowerTM for Constant Voltage Output and Constant Current Output ⚫ PD Safe®  Adjustable Converter Input Overcurrent Limit (INOC)  Fast Response VIN OVP/UVP Detection  Programmable VBUS OVP and VO UVP  Fast Response OVP for CC1/2 and D+/D-  Adjustable External OTP/Internal OTP  CC1/2 Output Current Limit  CC1/2, D+/D- 25V Tolerant ⚫ Cable Voltage Drop Compensation for VBUS ⚫ Switching Frequency Synchronization for Better EMI ⚫ Adjustable Gate Drive Current for Better EMI ⚫ Firmware-based Functions  VIN De-Rating and Power Sharing ⚫ Master and Slave I2C Interfaces, LED Drivers, GPIOs ⚫ Built-in Output Bleeders for Quick VBUS Discharge

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 ⚫ Built-in Charge Pump for Driving Cost-Effective N-MOSFETs ⚫ Built-in Internal LDO ⚫ Online Firmware Update via Slave I2C Interface or CC1/2 Interface ⚫ Available in WQFN-48L 6x6 Package ⚫ USB PD PD3.1/PPS Certification Passed (TID 8011) Simplified Functional Block Diagram AnyVolt® and AnyCurrentTM USB Type-C PD and Buck-Boost PWM Controller ARM-M0 MCU ROM MTP Memory SRAM I2C (Master/Slave) GPIO 10-bit ADC Current-Mode Buck-Boost Controller External OTP Output UVP Output OVP Built-in 5V LDO Enable Control Built-in 1.8V LDO Charge-Pump Gate Driver Output Bleeders PD Comm. PHY Built-in Rp, Rd VCONN Switch With Current-Limit DP/DM Control Input UVP Input OVP PSM Input OCP Frequency Sync. AnyVolt® CV Control AnyCurrentTM CC Regulation Programmable Osc. Freq. OVP for CC1/CC2 /DP/DM Pin Configuration (TOP VIEW) GND CC2 DP PCIP/CSIP VIN GND VDD EN CC1 CCGND DM CSIN PCIN NC BOOT1 NC UGATE1 LGATE2 PHASE1 NC LGATE1 PGND PVDD VBUS CSON VO PHASE2 UGATE2 NC BOOT2 NC ZCD CSOP BLD GP GPIO SYN SDA2 SCK2 SDA1 SCK1 GPIOV IRQ/ALERT RT1 RT2 GPIOI GND GND 242322212019181716151413 373839404142434445464748 WQFN-48L 6x6 Marking Information RT7882GQW: Product Code YMDNN: Date CodeRT7882 GQW YMDNN Simplified Application Circuit RT7882 (MCU + PWM Controller) USB PD Provider Type-C Receptacle VBUS CC1/2 GPPWM Controller (CV/CC Control) RCS Current-Sense Amplifier CC1/2GPIOs I2C(Slave)EC GPIOsMUX TX, RX Q1Q2 VIN I2C(Master)To slave PD controller QD QCQB QA

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Functional Pin Description Pin No. Pin Name Pin Function 1, 10, 38 GND Analog ground. 2 DM Input/Output pin of built-in DPDM interface for BC1.2 and proprietary protocols. Connect this pin to D- pin of a USB connector. This pin can be set as an open- drain or push-pull GPIO pin. 3 DP Input/Output pin of built-in DPDM interface for BC1.2 and proprietary protocols. Connect this pin to D+ pin of a USB connector. This pin can be set as an open- drain or push-pull GPIO pin. 4 CC2 Type-C connector Configuration Channel (CC) 2. Generally, this input/output pin is connected to USB Type-C connector CC2 terminal. 5 CC1 Type-C connector Configuration Channel (CC) 1. Generally, this input/output pin is connected to USB Type-C connector CC1 terminal. 6 CCGND Ground for Configuration Channel (CC) circuitry. 7 V2 Internal 1.8V linear regulator output to supply power for internal circuitry. An MLCC (1F typ. or greater) must be connected from this pin to ground. 8 EN Enable control input with internal pull high source. Keep floating for normal operation.

9 VDD

Output pin of the VIN-to-VDD linear regulator. An external MLCC (at least 4.7F, 0805/X5R/25V) and a 5.6V zener diode (with a tolerance of 5.3V to 6.5V) must be connected from this pin to GND pin. 11 VIN Input voltage to the converter and the IC. An aluminum hybrid polymer capacitor (at least 68F) must be connected from converter VIN to ground.

12 PCIP/CSIP Positive peak-current signal input pin and positive average-current signal input

pin. 13 CSIN Negative average-current signal input pin. 14 PCIN Negative peak-current signal input pin. 15, 17, 20, 27, 29 NC No internal connection. 16 BOOT1 Bootstrap capacitor connection node. Connect a 0.1F ceramic capacitor from this pin and the PHASE1 pin to power the internal 1st high-side gate driver. 18 UGATE1 1st High-side gate driver output. 19 PHASE1 Negative power-rail pin of the 1st high-side gate driver. 21 LGATE1 1st Low-side gate driver output.

22 PGND

Ground of the low-side gate drivers and one input pin of zero-current detection at the MOSFET controlled by LGATE1. Connect this pin to the source of the MOSFET. 23 PVDD Bias voltage (5V typ.) supply for the low-side gate drivers. It is recommended to connect an external MLCC (1F) from this pin to PGND pin. 24 LGATE2 2nd Low-side gate driver output. 25 PHASE2 Negative power-rail pin of the 2nd high-side gate driver. 26 UGATE2 2nd High-side gate driver output. 28 BOOT2 Bootstrap capacitor connection node. Connect a 0.1F ceramic capacitor from this pin and the PHASE2 pin to power the internal 2nd high-side gate driver.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Pin No. Pin Name Pin Function

30 ZCD One input pin of zero-current detection (at the MOSFET controlled by

UGATE2) and Output overvoltage protection input pin.

31 BLD

Bleeder connection node. An output bleeder, comprising a pull-low NMOS, is built in to provide another path to discharge the output capacitor of the PWM converter. Connect this pin to the converter output through an external resistor.

32 CSOP

Positive input of a current-sense amplifier to sense the output current for constant current regulation and also through an ADC to the MCU. Connect this pin to the positive terminal of output current-sense resistor via an RC filter.

33 CSON

Negative input of a current-sense amplifier for output constant-current regulation and output current detection. Connect this pin to the negative terminal of output current-sense resistor via an RC filter. 34 VO Input of feedback voltage from converter output. The voltage is monitored for output undervoltage protection. 35 GP Charge-pump gate diver output. It drives N-channel power MOSFET(s) to turn on/off the output power path. 36 VBUS USB-C VBUS voltage input. The voltage at this pin is monitored for USB-C VBUS overvoltage protection with an 8-bit programmable threshold voltage. 37 GPIOV General-purpose input/output. 39 GPIOI General-purpose input/output.

40 RT2

Open-drain/push-pull GPIO, analog input or external over-temperature protection (EOTP) input pin. Connect an NTC from this pin to GND pin for the EOTP.

41 RT1

Open-drain/push-pull GPIO, analog input or external over-temperature protection (EOTP) input pin. Connect an NTC from this pin to GND pin for the EOTP.

42 IRQ/ALERT

Interrupt input/output pin. The RT7882 can do emergency control when it receives a low-level signal via this pin; an external MCU can check the slave I2C registers to do emergency control when it receives a low-level signal via this pin. This pin can be set as an open-drain or push-pull GPIO pin. 43 SCK1 Open-drain clock signal input/output pin of the Slave/Master I2C interface. This pin can be set as an open-drain or push-pull GPIO pin. 44 SDA1 Open-drain data signal input/output pin of the Slave/Master I2C interface. This pin can be set as an open-drain or push-pull GPIO pin. 45 SCK2 Open-drain clock signal input/output pin of the Slave/Master I2C interface. This pin can be set as an open-drain or push-pull GPIO pin. 46 SDA2 Open-drain data signal input/output pin of the Slave/Master I2C interface. This pin can be set as an open-drain or push-pull GPIO pin. 47 SYN Switching frequency synchronization in two port application. 48 GPIO General-purpose input/output. (Exposed Pad) GND Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Functional Block Diagram VBUS VDD MCU System Under-Voltage Protection (UVP) VCONN1/2 Current-Limit Protections SCK1 SDA1 IRQ/ALERT SCK2 SDA2 Selectable Current Source (Ip) (80μA, 180μA, 330μA) PD Communication Physical Layer Built-in VCONN Switches CC1/2 Functions RT1 RT2 GPIO VBUS VO DP VIN RT2 RT1 VCSO CC1 CC2 CC1 CC2 Output Bleeders Current-sense Amplifier PWM Buck-Boost Controller CSOP CSON GP Shutdown GND Under-Voltage Lockout (UVLO) UVLO ARM CortexTM-M0 MTP Memory (32kByte) ROM (32kByte) SRAM (3kByte) Watch Dog Timer Timers Master/Slave I2C Slave I2C 10-bit ADC and Multiplexer GPIOs Oscillator (21.6MHz) Resistor Dividers Power-Saving Mode Control Charge-Pump Gate Driver Pull-down Resistor (Rd, 5.1kΩ) Programmed as output pin : OD : Open-drain PP : Push-pull OD or PP OD or PP OD or PP OD or PP OD or PP OD or PP OD or PP OD or PP OD or PP CCGND Linear Regulator VO VO BLD ZCD Over-Voltage Protection Gate Drivers (Programmable) Logic Circuit Constant-Current Control Circuit Constant-Voltage Control Circuit Peak-Current Comp. , Slope Compensation , Programmable OSC (200kHz to 600kHz) Frequency Synchronization CSIN PCIP/CSIP Pulse-Skipping Control Circuit & Zero-Current DetectionZCD VCSO Over-Voltage Protection (OVP) VBUS ZCD Linear RegulatorVIN VDD SYN VDD DP DM OVP for CC1/CC2/DP/DM CC2 CC1 DP DM VIN Under-Voltage Protection (UVP) VIN Enable ControlEN VIN Over-Voltage Protection (OVP) Input Over-Current Limit PCIN PCIP/CSIP EN_LDO Internal Digital Compensation TEMP SYN DM DP DM OD or PP OD or PP OD or PP GPIOV OD or PP GPIOI VDD PCIN VCSI VCSI SCK2 SDA2 GPIO DP/DM Control

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Operation The RT7882 is a versatile USB Type-C Power Delivery (USB-C PD) and PWM Buck -Boost controller designed especially for applications as Providers. It is a highly integrated solution, comprising four main functional blocks: MCU System, PWM Buck -Boost Contr oller, Protections and CC1/2 Functions as depicted in the “Functional Block Diagram”. The MCU System embeds an ARM CortexTM-M0 MCU, a multi-time programming (MTP) memory, a ROM, an SRAM, a 10 -bit ADC (analog to digital converter), two I2C interfaces (slave and master) a nd GPIO (general purpose input or output) pins. The MCU System is programmed to perform power controls, customized functions, as a policy engine and a device policy manager. This MCU reports the operating status of PD operation, such as present input/outpu t voltage, output current and external temperature to an EC (embedded controller) or AP (application processor) and receives commands from the EC/AP, as a system policy manager, via the slave I2C interface. The GPIO pins can be used to control high -speed m ultiplexers or other customized functions. The “PWM Buck -Boost controller ” consists of an AnyVolt® constant-voltage (CV) control circuit (9.93mV/step, typ.), an AnyCurrent TM constant-current (CC) control circuit, an output current -sense amplifier (7.8mA to 12.5mA /step, depending on th e current - sense resistor), built -in gate drivers, one charge -pump gate driver and output bleeders (at BLD and VBUS pins). Generally, either the CV or the CC control circuit regulates the output voltage or current through peak - current mode PWM operation. Diode emulation function and pulse-skipping mode (PSM) are built in to improve power efficiency at light loads. The output current-sense amplifier (OCS-AMP) allows current-sense resistors as low as 5m to 15m for reducing power loss. Moreover the charge -pump driver adopts N -channel MOSFETs for on/off control of output power -path, instead of P - channel MOSFETs having higher cost. In operation the output bleeders at BLD and VBUS pins can be turned on to discharge output voltage (VBUS) during the VBUS negative transition, in the hard reset process, or after the removal of the USB-C connector. The PD Safe ® power delivery operation consists of overvoltage protection (OVP) at the VBUS pin, undervoltage protection at the VO pin, output CC regulation and VCONN1/2 output current -limit function. With the PD Safe ® feature, trip levels of the OVP and UVP can be set dynamically for each output voltage target. The CC regulation level is also adaptively programmed according to the current level in full load. The “CC1/2 Functions ” block consists of the physical layer, three selectable levels of the pull -up current sources Ip (instead of resistors Rp), a controllable pull - down resistor Rd and programmable VCONN power-path switches. Undervoltage Lockout (UVLO) The RT7882 UVLO function continuously monitors bias voltages at the VDD and V2 pins. When both of the supply voltages (VDD and VV2) rise above the respective rising UVLO thresholds, the internal UVLO signals will go low to activate the MCU. In additio n, the IC also monitors the bias voltage at the PVDD pin for UVLO function. Only when all of the UVLO signals go low, or the PWM Buck controller will not be activated; meanwhile the MCU or PWM controllers will be kept in the “Undervoltage Lockout” state to prevent any undesirable operation. Pulse-Skipping Mode (PSM) with Diode Emulation When a switch -mode converter operates in light load condition, most power loss is caused by switching losses. To reduce switching loss in light load condition, the switching frequency needs to be reduced by entering t he pulse-skipping mode (PSM) and the discontinuous conduction mode (DCM). In this operation, an internal compensation voltage V COMP is compared by a PSM comparator, which has a programmable PSM threshold. When the internal compensation voltage V COMP is above the PSM threshold, the converter works in normal fixed-frequency PWM mode. As long as the V COMP drops below the PSM threshold, the converter will enter the pulse-skipping mode to reduce switching frequency and thus diminish switching losses. The PSM threshold also defines the minimum inductor peak current in PSM

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. efficiency at the cost of increased output voltage ripple. achieve an accurate application voltage. Figure 1. Functional diagram of VBUS OVP and VO

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 AnyCurrentTM Constant-Current (CC) Regulation It is noted that a robust system is very important in USB PD operations, the AnyCurrentTM CC regulation allows setting the most suitable CC level for a negotiated PD system. The RT7882 integrates a current -sense amplifier to sense output current for CC regulation and also through an ADC to the MCU for the output current to be recorded. The am plifier accurately sense the current -sense voltage (i.e., V CS = output current x current -sense resistor) between the CSOP and CSON pins. The recommended current -sense voltage range for CC regulation is from 5mV to 35mV which is programmed by an internal 10-bit DAC (digital -to-analog converter) with 0.0625mV/step resolution. Power-Path Gate Driver for Driving N-Channel MOSFETs The RT7882 integrates a power -path gate driver to control external output blocking MOSFETs between the output of the PWM converter and the USB -C VBUS terminal. A built -in charge pump is included to supply the gate driver to turn on the external N -channel power MOSFETs, which allow power systems to be more cost- effective, compared to the counterpart, P -channel power MOSFETs. Online Firmware Update via Slave I2C or CC1/CC2 Interface The embedded MTP memory allows the RT7882's firmware to be updated by an EC (Embedded Controller) or AP (Application Processor) through the I 2C slave interface. The RT7882 provides some firmwar e- programmable design features, which greatly eases the design efforts during product development stage. End users are also allowed to update the firmware through CC1/CC2.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Absolute Maximum Ratings (Note 1) ⚫ ZCD to CSOP (VZCD-CSOP) and ⚫ VIN to PCIP/CSIP (VVIN-PCIP/CSIP) and VIN to PCIN Voltage (VVIN-PCIN) and ⚫ Power Dissipation, PD @ TA = 25C ⚫ Package Thermal Resistance (Note 2) ⚫ ESD Susceptibility (Note 3)

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Recommended Operating Conditions (Note 4)

Electrical Characteristics

(VDD = VPVDD = VVCONN = 5V, TA = 25C, unless otherwise specified) Parameter Symbol Test Conditions Min Typ Max Unit VDD and V2 Linear Regulators (VDD LDO and V2 LDO), Undervoltage Lockout (UVLO) and Enable Control VDD Output Voltage (5.0V Normal/4.3V DGM) VREG_VDD In normal mode, VIN = 12V, Io = 0mA, CVDD = 4.7F 4.7 5 5.3 V In deep-green mode, VIN = 12V, Io = 0mA, CVDD = 4.7F 3.9 4.2 4.5 VDD Load Regulation Drop Voltage (5.0V Normal) VDROP_VDD12 VIN = 12V, Io = 100mA, CVDD = 4.7F -- 0.3 -- V VDROP_VDD5 VIN = 5V, Io = 100mA, CVDD = 4.7F -- 0.3 -- V VDD Short Current ISC_VDD VIN = 12V, VDD = 3V short to GND -- 150 -- mA VIN Normal Operating Current IOP_VIN VIN = 12V, PWM = MCU = on, digital output pins=open -- 10 -- mA VIN Operating Current in Deep Green-Mode (DGM) IDGM_VIN VIN = 12V, PWM = off, MCU = off, no load current, CC1/CC2 RX detection -- 0.5 -- mA VIN Operating Current in Deep Green-Mode (DGM_LQ) IDGM_LQ_VIN VIN = 12V, PWM = MCU = off, CC1/CC2 falling detection only -- 120 -- A V2 Output Voltage VREGV2 In normal mode IV2 = 20mA load, CV2 = 1F 1.62 1.8 1.98 V V2 Short-Circuit Current ISC_V2 VIN =12V, VDD = 5V V2 short to GND -- 50 -- mA VDD POR Voltage Threshold VDD rising 3.8 4 4.2 V VDD UVLO Voltage Hysteresis VDD falling -- 0.225 -- V PVDD POR Threshold VPVDD rising 3.8 4 4.2 V PVDD UVLO Hysteresis VPVDD falling -- 0.2 -- V PVDD Input Current in PWM Shut Down VIN =12V, VDD = 5V, VPVDD = 5V, PVDD_EN = off, PWM = off -- -- 3 A EN Internal Pull-High Voltage VIN = 12V, VDD = 5V, EN open 3 -- 5 V

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Parameter Symbol Test Conditions Min Typ Max Unit EN Internal Pull-High Resistor VIN = 12V, VDD = 5V, EN = 0 -- 1200 -- k EN Threshold Voltage VIH_EN VIN = 12V, VDD = 5V 1.5 -- VDD V VIL_EN VIN = 12V, VDD = 5V 0 -- 0.4 PWM Controller – Programmable Oscillator, Maximum On-Time, PWM Frequency Range fPWM Programmable 200 -- 600 kHz PWM Frequency Accuracy fPWM = 300kHz/400kHz −6 -- 6 % MCU Section MCU Clock Frequency fMCU 19.4 21.6 23.8 MHz OSC 80K Frequency in Deep Green-Mode f80K -- 80 -- kHz PWM Controller – Constant-Voltage (CV) Control Loop CV Regulated Voltage Range at VO Pin VREG_VO Programmable (11-bit), 9.93mV/step 3 -- 22 V CV Regulated Voltage Accuracy at VO Pin (CVDAC_11bit) VOUT = 3.3V/5V/9V/12V/15V/20V −100 -- 100 mV PWM Controller – Constant-Current (CC) Control Loop and Output CSON and CSOP Operating Voltage Range 3 -- 22 V CC Regulated Voltage Range between CSOP and CSON Pins (CCDAC_10bit) VREF_CC CSAgain = 40, programmable (10-bit), 0.0625mV/step (typ.), VCSON and VCSOP > 3V 5 -- 35 mV CC Regulated Voltage Accuracy between CSOP and CSON Pins CSAgain = 40, Nominal VREF_CC = 5mV/15mV/25mV −0.5 -- 0.5 mV CSOP/CSON Input Current PWM bias = on -- -- 50 PWM bias = off -- -- 1 CSA Detection Voltage Range between CSIP and CSIN Pins CSAgain = 40 5 -- 35 mV CSIP/CSIN Input Current in VinCSA PWM bias = on -- -- 50 PWM bias = off -- -- 1 PWM Controller – Input Current Comparison, Slope Compensation Maximum Input Overcurrent (INOC) Voltage Threshold Range VTH_CSMAX Programmable 30 -- 150 mV Maximum Input Overcurrent (INOC) Voltage Threshold Accuracy VTH_CSMAX = 30mV, 120mV −6 -- 6 mV Voltage Rate Range of Slope Compensation Programmable 0 -- 80 mV/s

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Parameter Symbol Test Conditions Min Typ Max Unit PCIP/CSIP Input Current in INOC In PSM, VCSIP = 24V -- -- 50 PWM bias = off, VCSIP = 24V -- -- 3 PCIN Input Current In PSM, VCSIN = 24V -- -- 30 PWM bias = off, VCSIN = 24V -- -- 3 PWM Controller – Zero-Current Detection (ZCD) MOS-D ZCD Voltage Threshold between PHASE2 and ZCD Pins VTH_ZCDD To compare the PHASE2-to-ZCD voltage -- 4 -- mV MOS-B ZCD Voltage Threshold between PGND and PHASE1 Pins VTH_ZCDB To compare the PGND-to- PHASE1 voltage -- 4 -- mV ZCD Input Current In PSM, VZCD = 20V -- -- 300 PWM bias = off, VZCD = 20V -- -- 90 PWM Controller – Gate Drivers UGATE1/2 Pull-High Resistance Programmable, VBOOT1/2-PHASE1/2 = 5V, VBOOT1/2-UGATE1/2 = 0.1V -- 1.7 -- -- 5 -- -- 10 -- -- 20 -- UGATE1/2 Pull-Low Resistance VUGATE1/2-VPHASE1/2 = 0.1V -- 0.8 --  LGATE1/2 Pull-High Resistance Programmable, VPVDD-VLGATE1/2 = 0.1V -- 1.7 -- -- 5 -- -- 10 -- -- 20 -- LGATE1/2 Pull-Low Resistance VLGATE1/2 = 0.1V -- 0.8 --  Dead-Time at LGATE1/2 Falling Edge -- 40 -- ns Dead-Time after UGATE1/2 Falling Edge -- 40 -- ns System Protections – Overvoltage, Undervoltage, and Overcurrent Protections (OVP, UVP, and OCP) VIN UVP Voltage Threshold Range VTH_VINUV Programmable, (8-bit), 125mV/step (typ.) 4 -- 27 V VIN UVP Voltage Threshold Accuracy Setting of VTH_VINUVP = VIN OVP Voltage Threshold Range VTH_VINOV Programmable, (8-bit), 125mV/step (typ.) 4 -- 30 V VIN OVP Voltage Threshold Accuracy Setting of VTH_VINOVP = 19V/26V −5 -- 5 % VBUS OVP Voltage Threshold Range VTH_VBUSOV Programmable, (8-bit), 100mV/step (typ.) 3.3 -- 24 V VBUS OVP Voltage Threshold Accuracy Setting of VTH_VBUSOV = 12V/20V −5 -- 5 %

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Parameter Symbol Test Conditions Min Typ Max Unit VBUS OVP Voltage Threshold Accuracy Setting of VTH_VBUSOV = 3.3V/ 5V −0.3 -- 0.3 V ZCD Pin OVP Voltage Threshold (VO Pin Open, OVP) VTH_ZCDOV −7 125 7 % VO UVP Voltage Threshold Range VTH_VOUV Programmable, (8-bit), 100mV/step (typ.) 3 -- 20 V VO UVP Voltage Threshold Accuracy Setting of VTH_VOUV = VO UVP Voltage Threshold Accuracy Setting of VTH_VOUV = 3V −0.2 -- 0.2 V VO UVP Blanking Time during Start-Up (Note 5) -- 5 -- ms -- 10 -- -- 20 -- -- 40 -- USB PD Controller – CC1/2 Voltage Detections, BMC Transmitter/Receiver and VCONN Switches CC1/2 Pull-Up Current Source – 1 Ip1 For default USB power 64 80 96 A CC1/2 Pull-Up Current Source – 2 Ip2 For 1.5A and 5V 165.6 180 194.4 A CC1/2 Pull-Up Current Source – 3 Ip3 For 3.0A and 5V 303.6 330 356.4 A CC1/2 Open-Loop Clamping Voltage for pull- up Source VCC_CLAMP VDD = 5V @ pull-up current CC1/2 Pull-Down Resistor Rd VDD = 5V @ pull-up 56k 4.6 5.1 5.6 k Transmitter High-Level Output Voltage Range 1.05 1.125 1.2 V Transmitter Low-Level Output Voltage Range 0 -- 75 mV Rising Time of the Transmitter Output Voltage From 10% to 90%, CL = 200pF to 600pF 300 -- -- ns Falling Time of the Transmitter Output Voltage From 90% to 10%, CL = 200pF to 600pF 300 -- -- ns Receiver High-Level Input Voltage Range -- 0.8 -- V -- 0.7 -- -- 0.6 -- -- 0.5 -- Receiver Low-Level Input Voltage Range -- 0.5 -- V -- 0.4 -- -- 0.3 -- -- 0.2 --

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Parameter Symbol Test Conditions Min Typ Max Unit VCONN On-Resistance of VDD-to-CC1/2 MOSFET VDD=5V, output current = 20mA -- 10 15  VCONN Output Voltage Drop VDD-to-CC1/2 MOSFET VDD=5V, output current = 20mA -- 0.2 0.3 V VCONN Current-Limit Threshold CC1/CC2 = GND -- 50 -- mA CC1/CC2 Short to VBUS Protection 5.7 6 6.3 V DPDM Interfaces in Source Role Operation On-Resistance of DP-to- DM MOSFET -- -- 40  DP/DM High-Level Output Voltage VOH_DPDM Sourcing current = 2mA -- 3.3 -- V -- 1.8 -- DP/DM Low-Level Output Voltage VOL_DPDM Sinking current = 2mA -- -- 0.3 V DP/DM Voltage Falling Threshold for Plug-Out Detection VREF1_DPDM -- 0.3 -- V -- 0.4 -- -- 0.5 -- -- 0.6 -- Input Voltage Offset Selection VREF2H_DPDM, VREF2L_DPDM VIN_LEV -- 0 -- V -- 0.4 -- RX Upper Input Voltage Threshold VREF2H_DPDM VIN_LEV = 0V -- 0.8 -- V -- 1.3 -- -- 1.9 -- -- 2.05 -- VIN_LEV = 0.4V -- 1.2 -- -- 1.7 -- -- 2.3 -- -- 2.45 -- RX Lower Input Voltage Threshold VREF2L_DPDM VIN_LEV = 0V -- 0.6 -- V -- 1.1 -- -- 1.8 -- -- 1.95 -- VIN_LEV = 0.4V -- 1 -- -- 1.5 -- -- 2.2 -- -- 2.35 --

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Parameter Symbol Test Conditions Min Typ Max Unit DP/DM Internal Pull-Low Resistance RDWN_DPDM 16 20 24 k DP/DM Output Voltage for Divider Mode 1.13 1.2 1.27 V 1.88 2 2.12 2.57 2.7 2.84 3.14 3.3 3.47 Output Resistance DP/DM for Divider Mode 2.0/2.7/3.3 -- 30 -- k Output Resistance DP/DM for Divider Mode 1.2 -- 100 -- k DP/DM Output Voltage-1 for SRC VSRC1_DPDM -- 0.6 -- V DP/DM Output Voltage-2 for SRC VSRC2_DPDM -- 3.3 -- V DP/DM Short to VBUS Protection 5.415 5.7 5.985 V Charge-Pump Gate Drivers and Bleeders GP On-Resistance of Pull- Low MOSFET Pull-low NMOS is on, sinking IGP Maximum GP Voltage VVO = 20V, RGP-to-GND = 667k VVO + VVO + 4.5V VVO + 10V V BLD On-Resistance of Pull-Low MOSFET Pull-low NMOS is on, sinking IBLD = 10mA, VDD = 5V -- 20 40  BLD Leakage Current VBLD = 20V, pull-low NMOS is off VDD = 5V -- -- 1 A VBUS Bleeder Resistor Pull-low NMOS is on VDD = 5V and VBUS = 23V -- 1.2 -- k Digital Input and Output – I2C Pins (IRQ/ALERT, SCK1, SDA1, SCK2 and SDA2) and GPIO Pins (IRQ/ALERT, SCK1, SDA1, SCK2, SDA2, GPIOV, GPIOI, SYN, GPIO, RT1 and RT2) I2C/GPIO High-Level Input Voltage Range VIH For the pins configured as input pins 1.5 -- -- V I2C/GPIO Low-Level Input Voltage Range VIL For the pins configured as input pins -- -- 0.4 V I2C/GPIO High-Level Output Voltage VOH Sourcing current = 2mA, for the pins configured as push-pull output pins VDD - 1.5V VDD - 0.8V -- V I2C/GPIO Low-Level Output Voltage VOL Sinking current = 2mA -- -- 0.3 V I2C/GPIO Leakage Current Pin input voltage = 5V -- -- 1 A RT1/2 Current Source VRT1/2 < 2.7V 92 100 108 A

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is n ot implied. Exposure to absolute maximum rating conditions may affect device reliability. Note 2. JA is measured under natural convection (still air) at TA = 25°C with the component mounted on a high effective-thermal- conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. JC is measured at the exposed pad of the package. Note 3. Devices are ESD sensitive. Handling precautions are recommended. Note 4. The device is not guaranteed to function outside its operating conditions. Note 5. Guaranteed by design.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Typical Application Circuit ZCD PHASE1 BOOT1 PHASE2 RT7882 BOOT2 PGND PVDD GP VBUS GPIOI VDD RT2 CC1 CC2 VPVDD VPVDD GPIOV PCIP/CSIP VDD VO SCK1 SDA1 VOUT VBUS VIN = 12V CSOP CSON RT1 RT1 VDD IRQ/ALERT SCK2 SDA2 VBUS (3.3V to 21V) Provider USB-C Receptacle CC1 CC2 GND DP DM USB-C (Optional) SYN EN GPIO NC CSIN UGATE1 LGATE1 UGATE2 LGATE2 VOUT BLD VDD RT2 (Optional) VIN PCIN (Optional) VPVDD Note: CIN: at least 68F (EEHZA1V680XP) CVDD: at least 4.7F/0805/X5R/25V (MC05KTX250475) ZDVDD: 5.6V zener (BZX585-B5V6) CIN CVDD ZDVDD

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Typical Operating Characteristics 5.7 5.9 6.0 6.2 6.3 -50 -25 0 25 50 75 100 125 VTH_VBUSOV (V) Temperature (°C) VTH_VBUSOV vs. Temperature 11.4 11.7 12.0 12.3 12.6 -50 -25 0 25 50 75 100 125 VTH_VBUSOV (V) Temperature (°C) VTH_VBUSOV vs. Temperature 12V 22.8 23.4 24.0 24.6 25.2 -50 -25 0 25 50 75 100 125 VTH_VBUSOV (V) Temperature (°C) VTH_VBUSOV vs. Temperature 24V 2.8 2.9 3.0 3.1 3.2 -50 -25 0 25 50 75 100 125 VTH_VOUV (V) Temperature (°C) VTH_VOUV vs. Temperature 11.4 11.7 12.0 12.3 12.6 -50 -25 0 25 50 75 100 125 VTH_VOUV (V) Temperature (°C) VTH_VOUV vs. Temperature 12V -50 -25 0 25 50 75 100 125 Ip1 (μA) Temperature (°C) Ip1 vs. Temperature CC2 CC1

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com 165.6 172.6 179.6 186.6 193.6 -50 -25 0 25 50 75 100 125 Ip2 (μA) Temperature (°C) Ip2 vs. Temperature CC2 CC1 303.6 313.6 323.6 333.6 343.6 353.6 -50 -25 0 25 50 75 100 125 Ip3 (μA) Temperature (°C) Ip3 vs. Temperature CC2 CC1 4.6 4.8 5.0 5.2 5.4 5.6 -50 -25 0 25 50 75 100 125 Rd (kΩ) Temperature (°C) Rd vs. Temperature CC2 CC1 270 285 300 315 330 -50 -25 0 25 50 75 100 125 fPWM (kHz) Temperature (°C) fPWM vs. Temperature 300kHz 3.14 3.22 3.30 3.38 3.46 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 3.3V 4.84 4.92 5.00 5.08 5.16 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 5V

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 8.84 8.92 9.00 9.08 9.16 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 9V 11.84 11.92 12.00 12.08 12.16 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 12V 14.84 14.92 15.00 15.08 15.16 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 15V 19.84 19.92 20.00 20.08 20.16 -50 -25 0 25 50 75 100 125 VREG_VO (V) Temperature (°C) VREG_VO vs. Temperature VOUT = 20V 4.0 4.5 5.0 5.5 6.0 -50 -25 0 25 50 75 100 125 VREF_CC (mV) Temperature (°C) VREF_CC vs. Temperature 5mV (40x) 14.0 14.5 15.0 15.5 16.0 -50 -25 0 25 50 75 100 125 VREF_CC (mV) Temperature (°C) VREF_CC vs. Temperature 15mV (40x)

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com 24.0 24.5 25.0 25.5 26.0 -50 -25 0 25 50 75 100 125 VREF_CC (mV) Temperature (°C) VREF_CC vs. Temperature 25mV (40x) 100 104 108 -50 -25 0 25 50 75 100 125 RT Current Source (μA) Temperature (°C) RT Current Source vs. Temperature RT2 RT1

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. Figure 7. Connections for Manual Firmware Updates 5V_OUT pin of the 5-pin cable.

Copyright © 202 3 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Outline Dimension Symbol Dimensions In Millimeters Dimensions In Inches Min Max Min Max A 0.700 0.800 0.028 0.031 A1 0.000 0.050 0.000 0.002 A3 0.175 0.250 0.007 0.010 b 0.150 0.250 0.006 0.010 D 5.950 6.050 0.234 0.238 Option 1 4.250 4.350 0.167 0.171 Option 2 4.350 4.450 0.171 0.175 Option 3 4.650 4.750 0.183 0.187 Option 4 4.450 4.550 0.175 0.179 E 5.950 6.050 0.234 0.238 Option 1 4.250 4.350 0.167 0.171 Option 2 4.350 4.450 0.171 0.175 Option 3 4.650 4.750 0.183 0.187 Option 4 4.450 4.550 0.175 0.179 e 0.400 0.016 L 0.350 0.450 0.014 0.018 W-Type 48L QFN 6x6 Package

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Footprint Information Package Number of Pin Footprint Dimension (mm) Tolerance P Ax Ay Bx By C D Sx Sy V/W/U/XQFN6x6-48 Option1 4.40 4.40 ±0.05 Option2 4.50 4.50 Option3 4.70 4.70 Option4 4.60 4.60

Copyright © 202 3 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Packing Information Tape and Reel Data Package Type Tape Size (W1) (mm) Pocket Pitch (P) (mm) Reel Size (A) Units per Reel Trailer (mm) Leader (mm) Reel Width (W2) Min./Max. (mm) (mm) (in) QFN/DFN 6x6 16 12 330 13 2,500 160 600 16.4/18.4 Tape Size W1 P B F ØJ H C, D and K are determined by component size. The clearance between the components and the cavity is as follows: - For 16mm carrier tape: 1.0mm max.

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Tape and Reel Packing Step Photo/Description Step Photo/Description Reel 13” 1 reel per inner box Box G HIC & Desiccant (2 Unit) inside 6 inner boxes per outer box Caution label is on backside of Al bag Outer box Carton A Container Package Reel Box Carton Size Units Item Weight(kg) Reels Units Item Boxes Units QFN and DFN 6x6 13” 2,500 Box G 1.11 1 2,500 Carton A 6 15,000

Copyright © 202 3 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7882-00 April 2023 Packing Material Anti-ESD Property Richtek Technology Corporation 14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify tha t such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of th ird parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of R ichtek or its subsidiaries. Surface Resistance Aluminum Bag Reel Cover tape Carrier tape Tube Protection Band /cm2 104 to 1011 104 to 1011 104 to 1011 104 to 1011 104 to 1011 104 to 1011

Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS7882-00 April 2023 www.richtek.com Datasheet Revision History Version Date Description Item 00 2023/4/27 Final Electrical Characteristics on P10 Typical Application Circuit on P17