PLL701-21 PLL | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 05/12/05 Page 1
FEATURES
Spread Spectrum Clock Generator with selectable SST mode. Output frequency ranges: 24MHz to 200MHz. Selectable Center Spread Modulation. TTL/CMOS compatible outputs. 3.3V Operating Voltage. Low short-term jitter. Available in 8-Pin 150mil SOIC.
DESCRIPTION
The PLL701-21 is a Spread Spectrum Clock Generator designed for the purpose of reducing EMI in high-speed digital systems, with selectable Center Spread modulation magnitude (see table below). The device operates over a very wide range of input frequencies and provides a 1x modulated clock output. PIN CONFIGURATION Note: v: 30kΩ Internal Pull down. ^: 30kΩ Internal Pull up. SST BY-PASS SELECTOR Spread Spectrum Mode OFF ON (See below) Default Note: S3 has an internal Pull Up. Default=”1” MODULATION MAGNITUDE SELECTION Spread Spectrum Modulation FIN Range (MHz) FOUT Frequency Magnitude 24 - 200 ±0.75% 24 - 200 ±1.00% 24 - 200 ±1.25% 24 - 200 ±0.125% 24 - 200 ±0.25% 24 - 200 ±0.50% 24 - 200 ±0.375% 24 - 200 Fin / 1024 ±0.625% PLL701-21 FIN S2^ S1^ S0v VDD FOUT GND S3^ FIN = 24 ~ 200 Mhz
Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 05/12/05 Page 2 BLOCK DIAGRAM PIN DESCRIPTIONS Name Number Type I Input Clock Frequency. 24MHz to 200MHz. I Digital control input for SST modulation magnitude selection. Has internal pull- up. I Digital control input for SST modulation magnitude selection. Has internal pull- up. I Digital control input for SST modulation magnitude selection. Has internal pull- down. GND P Ground. FOUT O SST Modulated Clock Frequency Output. I SST By-Pass Selector. S3 has internal pull-up. Default =”1” VDD P 3.3V Power Supply. ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage VDD 4.6 V Input Voltage, dc VI -0.5 VDD+0.5 V Output Voltage, dc VO -0.5 VDD+0.5 V Storage Temperature TS -65 150 Ambient Operating Temperature* TA -40 Junction Temperature TJ 125 Lead Temperature (soldering, 10s) 260 ESD Protection, Human Body Model kV Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. * Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only. FOUT FIN S(0:3) PLL SST Control Logic
Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 05/12/05 Page 3 2. DC/AC Specifications PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Supply Voltage VDD 2.97 3.63 V Input High Voltage VIH 0.7* VDD V Input Low Voltage VIL 0.3* VDD V Input High Current IIH 100 µA Input Low Current IIL 100 µA Output High Voltage VOH IOH=5mA, VDD =3.3V 2.4 V Output Low Voltage VOL IOL=6mA, VDD =3.3V 0.4 V Input Frequency FIN 200 MHz Maximum interruption of FIN 100 µs Input Capacitance Cin1 pF Pull-up Resistor Rpu PIN 2, 3, 7 kΩ Pull-down Resistor Rpd PIN 4 kΩ Short Circuit Current Isc mA 3.3V Dynamic Supply Current ICC No Load mA 3. TIMING CHARACTERISTICS PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Rise Time Tr Measured at 0.8V ~ 2.0V @ 3.3V 0.8 0.95 1.1 ns Fall Time Tf Measured at 2.0V ~ 0.8V @ 3.3V 0.78 0.85 0.9 ns Output Duty Cycle DT Input to Output Delay ns Cycle to Cycle Jitter Tcyc-cyc Over output frequency range @ 3.3V 100 ps FUNCTIONAL DESCRIPTION Selectable spread spectrum and modulation rates The PLL701-21 provides Center Spread modulation, as well as a selectable modulation magnitude. Selection is made by connecting pins 2 (S2), 3 (S1) and 4 (S0) to a logical “zero” or “one”, according to the modulation magnitude selection table on page 1. Default values for S(0:3) through internal pull-up and pull-down resistor Selection pin 4 (S0) has an internal pull-down resistor of 30kΩ while pins 2, 3 and 7 (S2, S1 and S3) have an internal pull-up resistor of 30kΩ. This internal pull-down (or pull-up) resistor will pull the input value to a logical “zero” (or “one” respectively) by default, i.e. when no connection is made between the pin and VDD (GND respectively). In order to override the internal pull-down (pull-up), the pin has to be connected to VDD (GND respectively).
Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 05/12/05 Page 4
PACKAGE INFORMATION
ORDERING INFORMATION
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation. For part ordering, please contact our Sales Department: 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER The order number for this device is a combination of the following: Device number, Package type and Operating temperature range PLL701-21 S C Order Number Marking Package Option PLL701-21SC-R P701-21SC SOIC -Tape and Reel PLL701-21SC P701-21SC SOIC -Tube PART NUMBER TEMPERATURE C=COMMERCIAL I=INDUSTRIAL PACKAGE TYPE S=SOIC C L A
8 PIN Narrow SOIC ( mm )
Min. Max. A 1.47 1.73 0.10 0.25 B 0.33 0.51 C 0.19 0.25 D 4.80 4.95 E 3.80 4.00 H 5.80 6.20 L 0.38 1.27 e
1.27 BSC
E H D e B