OP07H

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 8

Technical content

7@ TECHNOLOGY Precision Operational = Amplifier FEATURES DESCRIPTION = Guaranteed 25uV max. Offset Voltage The OP-07 offers excellent performance in applica- = Guaranteed 0.6uV/°C max. Offset Voltage tions requiring low offset voltage, low drift with time Drift with Temperature and temperature and very low noise. Linear’s OP-07 is = Excellent 1.0n.V/Month max. Long Term Stability interchangeable with many of the precision op-amp = Guaranteed 0.6uVp. max. Noise device types. The OP-07 also offers a wide input volt- = Guaranteed 2.0nA TX. Input Bias Current age range, high common mode rejection and low input bias current. These features result in optimum perfor- mance for small signal level and low frequency appli- cations. Use of advanced design, processing and APPLICATIONS testing techniques make Linear’s OP-07 a superior Choice over similar products. A buffered reference ap- = Thermocouple Amplifiers plication is shown below. For single op amp applica- = Strain Gauge Amplifiers tions requiring higher performance, see the LT1001 = Low Level Signal Processing and for matched dual precision applications see the = Medical Instrumentation T1002. Precision Buffered Single Supply Reference Offset Voltage Drift With Temperature Of Representative Units 3 a ae = vegv m LINE a 0P-07 | Se = a = v wy | a a a -75 -23 3 5 125 8.2K TEMPERATURE (°C) ‘The OP-O7 contributes less than 5% of the total ont with temperatre, noise and Jong term drift of the reference appication. w LT Wee 1

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION __ Input Voltage Equal to Supply Voltage “a (MAX) Operating Temperature Range -N eA © out OP-07AH 25uV 2 ° Oe OP-07EH 75uV Storage Temperature Range wae aces OP-O7CH 1504V Lead Temperaturt i eC)... e perature (Soldering, 10 sec.) 300°C we We OP-07A18 254 we sy. | OP-07u8 75uV a oon | OP-O7EN8 75pV ee se | OP-07CJ8 =| 150 nV OP-O7EN8 75uV HERMETIC DP J PACKAGE OP-07CN8 150uV PLASTIC DIP NS PACKAGE TE ELECTRICAL CHARACTERISTICS Vs = + 15V, Ty = 25°C, unless otherwise noted, Vos [Input Offset Voltage (Note) TTS vw AV, Input Offset Volt los [Input Ofiset Current 0320 on 28 | nA lo [Input Bias Current [07 20 [sto 30 | nA fo [Input Noise Voltage | O.tHz to 10H (Note2) | SOG | 08S OG | a fo 100Hz (Note 2) 10.0 13.0 100 130 | nwVHz fy = 1000Hz 9.6 11.0 9.6 11.0 fo = 100Hz (Note 2) 0.14 = 0.23 014 «0.23 pArViiz f. = 1000Hz 0.12 0.17 012 0.17 Ro [Input Resistance Ditferential Mode [(Note 4) | OT Ma [Input Resistance Common Mode [TCT tC 6a [Input Voltage Range | 8S OT ees eM | v CMRR 3B PSAR 3B R, = 5002, Vo = +0.5V 150 400 150-400 VinV Vs = +3V (Note 4) Ri = 2ka 2120 +128 +20 +128 v RL = tke +105 +120 +105 +120 SR [SewRate R= Aka (Note) | TSS GBW [Closed Loop Bandwidth ve = +4(Note4) | OOS 2 {Open Loop Output impedance |Vo= Ol =O.f= Hz | OCT a 4 6 4 6 — mv ‘See Notes on page 4.

2 A ene

ELECTRICAL CHARACTERISTICS vy, = + 15v, —s5°c < 1, < 125°C, unless othorwise noted. OP-07 SYMBOL CONDITIONS MIN” TYP MAX UNITS Vos [Input Offset Voltage (Notes) fot Tw | WW AV Average Input Offset Voltage Drift ‘Temp Without External Trim 02 06 wee With External Trim Null Pot = 20k (Note 2) 02 06 = tes Jinput Offset Current | fog ag ass | nA ATemp fs [input Bias Curent | fof tO 40 20 60 | nA Als Average Input Bias Current Drift parc ATemp [input Voltage Range | fet 85 e025 | y CRA [Common Mode Rejection Ratio [Vew= = tv fe] 106 2306 es 8 PSR [Power Supply Rejection Ratio [Vs= =3Vto=tev fe] 94 06s t06 8 = [Large Signal Voltage Gain [R= 2kn.V,= stv fe] 200 400150400 im Vour [Output Voltage Swing [R= akn fof siz0 z26 [0 s6 | y ELECTRICAL CHARACTERISTICS Vs = + 15V, Ty = 25°C, unless otherwise noted. smn _[rmera____|conmons La eS ae | nr wc | ws oo ws [Input Offset Voltage (Notes) TS 80 | wv Ve Long Term Input Offset Voltage Time Stabili aV/Month los CL ne SE CE sl | eT nA Is [tapwt tas Current: ee ae 0] nA fs O.1Hz to 10Hz (Note 2) a Input Noise Voltage Density fy = 10Hz 103 18.0 10.5 20.0 fo = 100Hz (Note 2) 10.0 13.0 02 135 | nwVviz fo = 1000Hz 9611.0 98 115 In [Input Noise Current ___—*[.tHzto Y0Hz (Note2) T4805 8S Input Noise Current Density f. = 10Hz 032 0.80 032 0.90 f= 100Hz (Note 2) 0.14 023 0.15 027 | paViz fo = 1000H2 0.12 0.17 0.13 0.18 Rn [Input Resistance Diferential Mode [(Note4) | tO Input Resistance Common Mode [80 Ga Input Voltage Range Se Fe ee ee v CMAR [Common Mode Rejection Ratio [Vew= =t3V | 106823000 B PSRA | Power Supply Rejection Ratio fr) Avo Large Signal Voltage Gain Ry = 2kQ, Vo = + 10V 200 «= 500 1200-400 Ry = 5002, Vo = +0.5V 150 400 100 400 Vimy Vs = +3V (Note 4) Vo Maximum Output Voltage Swing | R, = 10k 2125 +130 +25 +130 R, > 2k £120 +128 25 £128 v Ru = 1k 2105 +120 +120 SR [Siewing Rate, = 2ks2 (Note 2) Jor 025 Tot as ws Gew Aves = +4 (Note 2) [oa og Togs Me z Open Loop Output Impedance | Vo = 0, lo = 0,f = 10Hz a ae ee 2 Pe Power Dissipation Vs = + 15V. 75 120 80 (150 mW -_ Vs = +3V. 4 6 4 8 mW [otiset Adjustment Range [Null Pot = 20K@ Tee mv ‘See Notes on page 4. a

ELECTRICAL CHARACTERISTICS v, = = 15v, 0° <1, < 70°C, unless otherwise noted, WY ee Ln “ie | an ear | om Yes [Input Offset Voltage Pop tS av AV, Average Input Offset Voltage Drift ‘ATemp Without External Trim 03 13 05 18 VPC With External Trim Null Pot = 20k9 (Note 2) 03 13 04 16 iad te Input Offset Current a () x nA Al Average Input Offset Current Drift a4 50 parc : ‘ATemp Is [input Bias Current Tf] 85 | #22 +90 nA ‘BTemp [Input Voltage Range | sft tS Teo res | v CuRR [Common Mode Rejection Ratio [Vew= = 19 f@] 10323 ato 8 PSAR [Power Supply Rejection Ratio |Vs= +3Vto=tev fe] 90 tat 8 Ar Ry = 2k0, Vp = + 10V fe] 0450100400 Win Vour____[Output Voitage Swing [ean Jefe 20 e6 Teno ees | v The @ denotes the specifications which apply over full operating Note 3: Long term Input Offset Voltage Stability refers to the temperature range. averaged trend line of Vog versus Time over extended periods after For MIL-STD components, please refer to LTC 883C data sheet for test _the first 30 days of operation. Excluding the initial hour of operation, listing and parameters, changes in Vos during the first 30 operating days are typically 2.5. Note 1: Offset voltage for the OP-07A is measured 60 seconds after bei a This Devareetey ee slerenteed by Laat power is applied. All other grades are measured with high speed test ‘Note 5: The OP-07D is available by special request. a equipment, approximately 1 second after power is applied. Nole 2: This parameter is tested on a sample basis only. Oe ooo __

TYPICAL PERFORMANCE CHARACTERISTICS Low Frequency Noise Total Input Noise Voltage Open-Loop (Closed Loop Gain = 25,000) vs Frequency Frequency Response 1000 prrrree 7 120 py . ae SSE osc YT Sethe? 4 a PMWM o£ crime 21 [| | NOU ea) Sa eo See aria H+ H+ PTT | | | Beers EEE 0 z 4 6 8 10 10 10 100 1000 01 1 10 100 1k 10k 100k IM 10M TIME ~ SECONDS FREQUENCY (Hz) FREQUENCY (Hz) Common Mode Rejection Ratio Power Supply Rejection Ratio Long Term Stability of Four vs Frequency vs Frequency Representative Units 130 ni rT 120 F 10 a. ie N h eo HT as | eo LUCIO 6S COMET if é i \\ | g mia iW gM K ‘an eh e Wee i , rae NN =—m A th Ne HAT =a oo COUT TAM) CTT TN 10 10100 tk 10k 100k Oo 10 00 tk tk 7 ZA a a ; FREQUENCY (Hz) FREQUENCY (Hz) TIME (MONTHS) Offset Voltage Change Due Open-Loop Gain vs Warm-Up Drift to Thermal Shock Temperature = % Pa) 1000 Teck LL] Se TRF fis 3 He | Sia pe lel & Bid ay ee = = Bs s° Cer) jm Pre r t y t | PCCCCO HBS eee E Petter) 8 eee be eee) Ser Sati & EEEEEEEE BTA OT) Og Se eens i wt | tT | i eee ERE ) 1 2 3 4 5 -* ° 20 40 60 Co) 100 =50 ° 50 100 TIME AFTER POWER SUPPLY TURN ON (MINUTES) ‘TIME (SECONDS) TEMPERATURE (°C) LT Wye 5

_—— TYPICAL PERFORMANCE CHARACTERISTICS ) Input Bias Current vs Input Offset Input Bias Current vs Temperature Current vs Temperature Differential Input Voltage . n PEE PEE) Ee = 5 - 7 ea oe PTTL LIL) §.eeee 5 co ie ee i oeeeee ao escane= ea tdee NTL LL] HEED CH Stenting Ef’ WNW 2 HEE 2 [SSS NOs Poo oe i ad SF PPT pele eet | TTT | =gittalst -50 ° 50 100 —50 0 50 100 -% -2 -0 ° 10 20 Ko) TEMPERATURE (°C) ‘TEMPERATURE (°C) DEFERENTIAL INPUT VOLTAGE (VOLTS) Maximum Error vs Maximum Error vs Maximum Error vs Source Resistance Source Resistance Source Resistance 10 10 12 SoA ECT Ta | 2 2 /| 2 o8 t— WwW Ul 8 NT) ee -— Een SEE Lex "an 10 10 100 re) 10 10 100 Mas 10 10 100 MATCHED OR UNMATCHED SOURCE RESISTANCE (k22) MATCHED OR UNMATCHED SOURCE RESISTANCE (ki) MATCHED OR UNMATCHED SOURCE RESISTANCE (2) Output Voltage vs Power Consumption Output Short-Circuit Load Resistance vs Power Supply Current vs Time ) 00 SSS s TT eT “SSS COT ee lll | FREER EERE 8 (Tv imenta= —ome= +8 a= wan ee < zw = +10mV, Vo = —15¥ eee f= Ree br g Pe ta === ==> ====== aN 4 ren ri Pe - PAH i Dom) bE CEEEEER PONS 2/4 eee CACC) °C BABES eT etee TTT | LLU Ti =, err SE —7.U TT TT | 0.1 10 10 0 20 « 60 ° 1 2 3 ‘VW LOAD RESISTANCE TO GROUND (2) TOTAL SUPPLY VOLTAGE, V+ TOV (VOLTS) ‘TIME FROM OUTPUT BEING SHORTED (MINUTES) eee

SSS" = a TYPICAL APPLICATIONS Precision Summing Amplifier Instrumentation Amplifier % So 3 vi Ka a "S Ae RG 6 * 10K So 4 Ve A a) S R 7m = 10062 V3 ro mK R Ka % 9K ; v4 A. % 5 +15V iy tin Vs : 7 | KA or + 3h AT 210K 4 b at = R6 /2R1 —18¥ Ay = — (= +1) a Ra \\ Rg Ay = 100 a Offset Voltage Test Circuit t Offset Nulling and Low Frequency Noise Test Circuit * 50k +15v 1 [ > 5 ines : : | ee R + 4 7 c ST uF 0K * —15v a RESISTORS MUST HAVE, | LOW THERMOELECTRIC at aL POTENTIAL - 25M = : % Ay = 1000 NOTES: 1) RC APPRONIMATELY 10Hz FILTER 2) OBSERVE CUTPUT FOR 10 SECONDS: - A = 25000 t This a is also jess as fe pati configuration with Aeplcetion To: Supphy Nollages. crenged Jo. 20 Won. When the OP-07 i used as a replacement in 725, 108/108A, 308/208A applications, -_- removal of external compensation is optional. For conventionally nulied 74 1 type appt- Cations, external trimming should be removed. Care should taken 10 avoid thermocou- ple voltages caused by temperature variations between the input terminals or cissimmlar metals. eee eee Information furnished by Linear Technology Corporation is believed to be accurate and f y LINEAR reliable. However, no responsibility is assumed for its use. Linear Technology Corpora- 7 tion makes no representation that the interconnection of its circuits as described herein will not intringe on existing patent rights.

SCHEMATIC DIAGRAM WY | 7] &) vt | E P

60 QD a ® ®

O11 = O12 2a 05 03 06) r J big | 500 ail 2 or 021 oars Vf ee ee eee PACKAGE DESCRIPTION ; H Package J8 Package N8 Package Metal Can 8 Lead Hermetic Dip 8 Lead Plastic . ie . = ; seas [Mii | | dee a: =] eed OP ee ah ee thre ip von ape ae t t wn NEES Hee | RHR a ee | i oy et wwe | bgp ES gate owe LL Nagi ES tate = NOTE OMINGIONG IN ONES UNLESS OTMERMEHE ROTI. NOTE OMENGONS NOES UMLESS OTHERINESE NOTED. sit Site sed Scrananemeremnon pena paleeestslapepeetenepr nr Trax | Trax | Op Trax | Oy ee re Linear Technology Corporation SINE ALD , 8 1630 McCarthy Blvd., Milpitas, CA 95035-7487 + (408) 942-0810 LT LINtAR LINEAR TECHNOLOGY CORPORATION 1985