MSM74017

MSM74017 OKI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

MODULATOR/DEMODULATOR FOR MODEM FUNCTION IN THE CELLULAR MOBILE PHONE GENERAL DESCRIPTION The MSM74017 performs the modulator/demodulator functions in the modem part of the cellular mobile phone. The MSM74017 consists of digital PLL for Data Timing Signal (DTS), Received Audio Tone (RSAT) and shift register and is fabricated by OKI’s low power consumption CMOS silicon gate technology. The MSM74017 can configurate a 10K bps SPL modem for AMPS system in combination with MSM6808. A 8K bps SPL modem for TACS system can be configurated in combination with MSM6818.

FEATURES

® Built-in DATA PLL to derive a phase © Built-in Manchester Encoder. from DTS. - © TTL compatible digital interface. @ Built-in SAT PLL to derive a phase © Low power consumption: 20 mW (typ). from RSAT. @ 56-pin plastic package. © Built-in Detector for MRI demodulation. W-£-79

wear o% seca 643 104 RT 2. " cpar 6/8 |» ise [> * © CLK4 x12 9°85 14/2 JS cLKe i wre eT) i TXMK © QO TXCK asat gS ee TS G0 sect O24] t eero set —+——*+ ase 23 ] L2 o 1 u 3} = 54 bpp oO VOD 7,38 GND SRGC © 1 IV-E-80

WIRELESS SYSTEM*MSM74017 © PIN CONFIGURATION MSM74017GS-VK eopepeeeas k SsfEERERO58aa 5hz2 « BESSESEERS EES falls] solfs} seo [selsefofsa alls fzlfeo] SELA [aa] [2a] L4 TsT7 [4a] Ls tst8 [a5] [a5] L16 CHKA [46] [25] SRGC CLKE [2a] CLK4 meTo [48] [23] SRA voo [43] [22] SRT1 Txck [50} [21] vop TNAD [51] [20] MRI txmk [52] DATA eukT G3] [38] CDBR PD DeTL oe [55] [16] ao7 x12 [58] [15] NRZD HELE elehtbabsbs| BEEYSEESREESBE > Zz co Ee eopeg acer bea 56 pin FLAT package W-£-81

Pin Name Pin No.| Vo Function RST 1 | Power on reset. “qt = reset "0" = normal operation DTS 2 This is a Data Timing Signal input from MSM6808/6818. * The input signal is output as the Received Timing (RT), after the S/N has been improved by a built-in Digital PLL. WCBR This input controls the bandwidth of the Digital PLL for Received Timing. WCBR = ‘1: narrow band width WCBR = 0": wide band width RT Received Timing Signal. When DTS is nearty equal to 10 kHz (AMPS) or 8 kHz (TACS), RT harmonizes with DTS. Refer to the description of DTS. RTBR aa} This pin is the inverting output of RT, and is connected to SRT1 and SRT2 for demodulation clock. NRZD 15 Manchester Received Input Signal (MRI) is demodulated by RTBR and is output as Non Return Zero Data (NRZD). See Figure 1. DCTL 7 This pin controls the output of NRZD. Refer to the description about CDBR. CDBR This signal is Carrier Detection Data which is detected in MSM6808/6818. CDBR controls the output of NRZD with DCTL. petL | cosr | NRzO | o | 0 | nRzo_| po |i | o | MRI Lao ft | Manchester Received Input Signal. See Figure 1. SRT1 ' This pin should be connected to RTBR. RTBR is used for Demodulation Clock. SRA 23 Shift Register Data input. This shift register is a static clock serial shift register whose length may be programmed to be any number of bits between 1 and 32. IV-E-82

—_—_——oor ro WIRE LESS SYSTEM* MSM74017 © Pin Name| Pin No.| 1/0 Function CLK4 24 This is a clock output, the frequency of which, is 1.6 MHz devided from MK6 or MK12. This may be used for Shift Register Clock. SRGC Shift Register Clock input. t16 | 26 | 1 | Length Control inputs. The number of selected bit is equal to the sum of the subscripts of these enabled inputs plus Ls a7 | 1 | one. ape oft sro | 31 | 0 | Shift Register Output, RSAT 32 Received Supervisory Audio Tone. This pin should be connected to RSAT of MSM6808/ 6818. The signal is input into a buld-in Digital PLL for SAT so that the S/N is improved, and is output as SATO, SAT2, RS10. scco | 3 ft | SCCO and SCC1 are SAT Color Code. These signals determine the center frequency of the Digital Scc1 PLL for SAT. scc1 | scco | Center Frequency [| o | 0 5970 Hz [0 | 1) 6000 He fa | o | 6030 Hz ee SAT2 39 The double frequency of SAT Signal is output. This may be used for discrimination of SAT frequencies. Refer to the description about RSAT. SATO 40 This is an output for transmitting SAT signal. Before this signal is input into DSAT of MSM6808/6818, the phase of the signal may be delayed by build-in Shift Register. SRT2 4 This pin should be tied to RTBR. SRT1 is used for the Demodulation Clock, same as SRT2. RS10 The output is ten times of the frequency of RSAT signal. When this signal is input to MSM6808/6818, it controls the center frequency of SAT and BPF to fit to RSAT signal. W-£-83

SELA 43 This pin is used for selecting the center frequency of builtin Digital PLL for DTS and used for selecting Transmitting Data Rate. SELA = “1°: 10 kHz (AMPS) SELA="0": 8kHz (TACS) METD 48 Manchester Encoded Data output. See Figure 2. TXCK This is a clock output using for Transmitting Data. Refer to the description of SELA and Figure 2. TNRD Transmit NRZ Data. This input signale is modulated by an internal TXCK and is output as METD. See Figure 2. xk | 52_| This pin should be connected to CLKT. CLKT The double frequency of TXCK is output. CLKT should be connected with TXMK. PD Power down function enable pin. Logical “0” enables the power down mode, MK6 Main Clock Input. One of MK6 and MK12 should be input. When this pin is not used, it should be set to digital ug", MK12 Main Clock Input, See the description of MK6. When this pin is not used, it should be set at digital "0". GND 7 Ground level: OV von | 21 | | Power Supply: +5V TST4 + These pins are used for various tests. These pins should be usually connected to GND. rn [ef sre | oo | | we fa [| IV-£-84

orm WIRE LESS SYSTEM MSM74017 © Pin Name Function TST7 44 1 These pins are used for various tests. These pins should be usually connected to GND. wee | OUT1 i 6 | o | These pins are output pins for test. out2 aca ox [ wo [0 | cma fo I-E-85

ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS Parameter Unit ie [ve [ne Power Suply Vohune 435 sav Operating Temperature -40 6 | °C MASTER CLOCK MK6 = 6 MHz Freauency or MK12 = 12 MHz 00 |e | voor * Co IV-E-86

6 WIRELESS SYSTEM *MSM74017 ©

mye lo=-40uA = Vpp = 4.75 v 1” Output Voltage Vou 102-400 wa ng" | lo=2mA ro) v Snows | tees | vi voo!v Vop=emV | — | + [8 [na ~Soetion Pome Operation Pawar | eco | Vi= Vop/GND Output pin open [- [a fe) mA (*") Vou: upper/CMOS4000 lower/TTL74, 74LS Vot: upper/CMOS4000, TTL74LS lower/TTL74 1V-£-87

fRT1 — DTS= 10 kHz, SELA = “"1"" 1 * k fRTO DTS= 8 kHz, SELA = "0" [= [el =| “ { RTBR1 DTS = 10 kHz, SELA = "1" RTBR | ¢RTBRO OTS= 8kHz, SELA- "0" Bane kHe RS10 S10 ® ® Output SAT2 | # SAT2 eye = 1g" Frequency | SATO | tsaTo SCCO= "1", SCC1= “oO |: [3] kHe cLK4 #CLK4 as | FCLKG r= |e wie cuxt | feukT: SELA= "1" kH | SELA = "0" 2 | TXMK = 20 kHz - |} fLONA eee ete _ | [tony SELA= "1. WeaR =~" | 9.993 | 10.007) kHz fLDW1 age ="9" Ltrows SELAS “tT weer= "0 300 ~ | 0081 se f LDNO ato age | | DTSAT | fyono SELA=“O".WoBR="1" | 7.993 | — | 8,007) kHz PLL 1 Capture ‘tapwo SELA=“o",woar="o" | 7.961] — | 8.040) kHz Range fLso ng" fHgo SCCO= SCC1 = "0 lewza — | 5988.0] Hz fHgs1 SeCO= "1", SCC1 = "0 5982.1, — |6018.1) Hz RSAT-STO -—~ tHg2 SCCO= "0", Sect = "1" ono) 6048.4] Hz W-E-88

DON WI REE LESS SYSTEM > MSM74017 © 1 1 i j i i MRI I ' \\ 1 I 1 ' 1 Ho} 4H Cn en i ! 1 ' 1 1 ' ' ! 1 \\ \\ | I 1 SRT1 SRT2 i ! ’ : \\ 1 ' ! ' ! ! | ! ' 1 1 \\ 1 ! RD x | H NRZD i 1 1

1 H 1

Figure 1 MRI —NRZD Timing Chart ms JUUUU UL 1 t 1 t i ! ' i] ' ' ' f TNRD \\ ! | y ! \\ 1 i ' ' ' ! f 1 1 | ' 1 ' ' ! ' 1 1 1 ' ' L i ! T METD ' H | 1 1 ! 1 1 1 i Figure 2 METD Timing Chart W-E-89

a i | [| {ft Te vias ” 2 +4 8 =| ene 3 [os] 4X1 = GagA € au 8 teh 3 Feel wee TT s ss os czun [& ? i se Be .f § Lp! i | ) HHH i? a OO g Hite zi pe | . a mH 4 allele Ze 3/3| 4 g 3 Bala ha Sete | ra "oe tT | \\ st 348 on i} 2 I te ri] 8 1 ra | i = ' ! . 5 58 I 3 = FS Lope ES) IV-E-90