MB85R8M2TA RAMXEED | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 30
Technical content
Copyright 2024 RAMXEED LIMITED DS501-00070-2v1-E Fujitsu Semiconductor Memory Solutions Limited has changed its name to RAMXEED Limited. RAMXEED Limited will continue to offer and support existing products while maintaining Fujitsu's part number unchanged. Memory FeRAM
8 M (512 K × 16) Bit
DESCRIPTIONS The MB85R8M2TA is an FeRAM (Ferroelectric Random Access Memory) chip consisting of 524,288 words × 16 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies. The MB85R8M2TA is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85R8M2TA can be used for 10 14 read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E2PROM. The MB85R8M2TA uses a pseudo-SRAM interface. FEATURES
- Bit configuration : 524,288 words × 16 bits
- Read/write endurance : 1014 times ( + 85 °C)
- Data retention : 10 years ( + 85 °C), 95 years ( + 55 °C), over 200 years ( + 35 °C)
- Operating power supply voltage : 1.8 V to 3.6 V
- Low power operation : Operating power supply current 18 mA (Max) Standby current 150 μA (Max) Sleep current 1 0 μA (Max)
- Operation ambient temperature range : − 40 °C to + 85 °C
- Package : 48-pin plastic FBGA 44-pin plastic TSOP RoHS compliant
2 DS501-00070-2v1-E
PIN ASSIGNMENTS 1 2 3 4 5 6 A /LB /OE A0 A1 A2 /ZZ B I/O8 /UB A3 A4 /CE I/O0 C I/O9 I/O10 A5 A6 I/O1 I/O2 D VSS I/O11 A17 A7 I/O3 VDD E VDD I/O12 NC A16 I/O4 VSS F I/O14 I/O13 A14 A15 I/O5 I/O6 G I/O15 NC A12 A13 /WE I/O7 H A18 A8 A9 A10 A11 NC [TOP VIEW] (MB85R8M2TABGL-G-JAE1)
PIN ASSIGNMENTS(Continued) /OE /UB /LB I/O15 I/O14 I/O13 I/O12 VSS VDD I/O11 I/O10 I/O9 I/O8 A10 A11 A12 A13 /CE I/O0 I/O1 I/O2 I/O3 VDD VSS I/O4 I/O5 I/O6 I/O7 /WE A18 A17 A16 A15 A14 [TOP VIEW] (MB85R8M2TAFN-G-JAE2)
4 DS501-00070-2v1-E
PIN DESCRIPTIONS Pin Number(FBGA) Pin Number(TSOP) Pin Name Functional Description A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4, E4, D3, 5 to 1, 44 to 42, 28 to 23, 22 to 18 A0 to A18 Address Input pins Select 524,288 words in FeRAM memory array by 19 Address Input pins. When these address inputs are changed during /CE equals to “L” level, reading operation of data selected in the address after transition will start. B6, C5, C6, D5, E5, F5, F6, G6, B1, C1, C2, D2 E2, F2, F1, G1 7 to 10, 13 to 16, 29 to 32, 35 to 38 I/O0 to I/O15 Data Input/Output pins These are 16 bits bidirectional pins for reading and writing. B5 6 /CE Chip Enable Input pin In case the /CE equals to “L” level and ZZ equals to “H” level, device is activated and enables to start memory access. In writing operation, input data from I/O pins are latched at the rising edge of /CE and written to FeRAM memory array. G5 17 /WE Write Enable Input pin Writing operation starts at the falling edge of /WE. Input data from I/O pins are latched at the rising edge of /WE and written to FeRAM memory array. A2 41 /OE Output Enable Input pin When the /OE is “L” level, valid data are output to data bus. When the /OE is “H” level, all I/O pins become high impedance (High-Z) state. A6 ― /ZZ Sleep Mode Input pin When the /ZZ becomes to “L” level, device transits to the Sleep Mode. During reading and writing operation, /ZZ pin shall be hold “H” level. A1, B2 40, 39 /UB, /LB Lower/Upper byte Control Input pins In case /LB or /UB equals to “L” level, it enables reading/writing operation of I/O0 to I/O7 or I/O8 to I/O15 respectively. In case /LB and /UB equal to “H” level, all I/O pins become High-Z state. D6, E1 11, 33 VDD Supply V oltage pins Connect all two pins to the power supply. D1, E6 12, 34 VSS Ground pins Connect all two pins to ground. E3, G2, H6 NC No connected pin Left open or connect to VDD/VSS. Note: Please refer to the timing diagram for functional description of each pin.
BLOCK DIAGRAM FUNCTIONAL TRUTH TABLE Operation Mode /CE /WE /OE A0 to A1 A2 to A18 /ZZ /UB,/LB Read ↓ H L H or L H or L H × Address Access Read L H L H or L ↑ or ↓ H × Write(/CE Control)*1 ↓ L × H or L H or L H × Write(/WE Control)*1*2 L ↓ × H or L H or L H × Address Access Write*1*3 L ↓ × H or L ↑ or ↓ H × Page Read L H L ↑ or ↓ H or L H L /UB,/LB Access Wright L L H H or L H or L H ↓ Page Address Write L ↓ H ↑ or ↓ H or L H L Note: H= “H” level, L= “L” level, ↑ = Rising edge, ↓= Falling edge, ×= H, L, ↓ or ↑ *1: In writing cycle, input data is latched at early rising edge of /CE or /WE. *2: In writing sequence of /WE control, there exists time with data output of reading cycle at the falling edge of /CE. *3: In writing sequence of Address Access Write, there exists time with data output of reading cycle at the address transition. FeRAM Array 524,288×16 Column Decoder / Sense Amp. / Write Amp. A0 to A18 /CE /WE /OE /LB /UB /ZZ* Address Control circuits Row Decoder I/O0 to I/O15 *equipped with FBGA only.
6 DS501-00070-2v1-E
State Transition Diagram FUNCTIONAL TRUTH TABLE OF BYTE CONTROL Operation Mode /WE /OE /LB /UB I/O0 to I/O7 I/O8 to I/O15 Read(Without Output) H H × × Hi-Z Hi-Z H × H H Hi-Z Hi-Z Read(I/O8 to I/O15) H L H L Hi-Z Output Read(I/O0 to I/O7) L H Output Hi-Z Read(I/O0 to I/O15) L L Output Output Write(I/O8 to I/O15) ↑ × H L × Input Write(I/O0 to I/O7) L H Input × Write(I/O0 to I/O15) L L Input Input Note: H= “H” level, L= “L” level, ↑ = Rising edge, ↓ = Falling edge, ×= H, L, ↓ or ↑ Hi-Z= High Impedance In case the byte reading or writing are not selected, /LB and /UB pins shall be connected to GND pin. In case the byte writing, while /CE=L, please don’t switch /LB and /UB. Standby RD/WR Operation Sleep Power Up /ZZ=L /CE=L, /ZZ=H /CE=H,/ZZ=H /ZZ=H
ABSOLUTE MAXIMUM RATINGS Parameter Symbol Rating Unit Min Max Power Supply Voltage* VDD − 0.5 + 4.0 V Input Pin Voltage* VIN − 0.5 VDD + 0.5 ( ≤ 4.0) V Output Pin Voltage* VOUT − 0.5 VDD + 0.5 ( ≤ 4.0) V Operation Ambient Temperature TA − 40 + 85 °C Storage Temperature Tstg − 55 + 125 °C * : All voltages are referenced to VSS (ground 0 V). WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. RECOMMENDED OPERATING CONDITIONS Parameter Symbol Value Unit Min Typ Max Power Supply Voltage*1 VDD 1.8 3.3 3.6 V Operation Ambient Temperature*2 TA − 40 ― + 85 °C *1: All voltages are referenced to VSS (ground 0 V). *2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature. WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.
8 DS501-00070-2v1-E
ELECTRICAL CHARACTERISTICS 1. DC Characteristics (within recommended operating conditions) Parameter Symbol Condition Value Unit Min Typ Max Input Leakage Current |ILI| VIN = 0V to VDD ― ― 5 μA Output Leakage Current |ILO| VOUT = 0V to VDD /CE = VIH or /OE = VIH ― ― 5 μA Operating Power Supply Current*1 IDD /CE = 0.2 V, Iout = 0 mA ― 13.5 18 mA Standby Current ISB /ZZ ≥ VDD − 0.2V /CE, /WE, /OE ≥ VDD − 0.2V /LB, /UB ≥ VDD − 0.2V Others ≥ VDD − 0.2V or ≤ 0.2V ― 12 150 μA Sleep Current IZZ /ZZ = VSS /CE, /WE, /OE ≥ VDD − 0.2V /LB, /UB ≥ VDD − 0.2V Others ≥ VDD − 0.2V or ≤ 0.2V ― 3.5 10 μA High Level Input Voltage VIH VDD = 1.8V to 3.6V VDD × 0.8 ― VDD + 0.3 V Low Level Input Voltage VIL VDD = 1.8V to 3.6V − 0.3 ― VDD × 0.2 V High Level Output Voltage VOH1 VDD = 2.5V to 3.6V IOH = − 1.0mA VDD × 0.8 ― ― V VOH2 VDD = 1.8V to 2.5V IOH = − 100μA VDD − 0.2 ― ― Low Level Output Voltage VOL1 VDD = 2.5V to 3.6V IOL = 2.0mA ― ― 0.4 V VOL2 VDD = 1.8V to 2.5V IOL = 150μA ― ― 0.2 *1: During the measurement of IDD, all Address and I/O were taken to only change once per active cycle. Iout : output current
- AC Characteristics ・AC Test Conditions Power Supply Voltage : 1.8 V to 3.6 V Operation Ambient Temperature : − 40 °C to + 85 °C Input Voltage Amplitude : 0 V / VDD Input Rising Time : 3 ns Input Falling Time : 3 ns Input Evaluation Level : VDD/2 Output Evaluation Level : VDD/2 Output Load Capacitance : 30 pF (1) Read Cycle Parameter Symbol Value (VDD=1.8V to 2.5V) Value (VDD=2.5V to 3.6V) Unit Min Max Min Max Read Cycle time(/CE control) tRC 120 ― 120 ― ns Read Cycle time(Address access) tRCA 135 ― 120 ― ns /CE Access Time tCE ― 65 ― 65 ns Address Access Time tAA ― 135 ― 120 ns /CE Output Data Hold time tOH 0 ― 0 ― ns Address Access Output Data Hold time tOAH 20 ― 20 ― ns /CE Active Time tCA 65 ― 65 ― ns Pre-charge Time tPC 55 ― 55 ― ns /LB, /UB Access Time tBA ― 35 ― 20 ns Address Setup Time tAS 0 ― 0 ― ns Address Hold Time tAH 65 ― 65 ― ns /CE↑ to Address Transition time＊1 tCAH 0 ― 0 ― ns /OE Access Time tOE ― 35 ― 20 ns /CE Output Floating Time*1 tHZ ― 10 ― 10 ns /OE Output Floating Time tOHZ ― 10 ― 10 ns /LB, /UB Output Floating Time tBHZ ― 10 ― 10 ns Address Transition Time*1 tAX ― 15 ― 15 ns *1: Same parameters with the Write cycle.
10 DS501-00070-2v1-E
(2) Write Cycle Parameter Symbol Value (VDD=1.8V to 2.5V) Value (VDD=2.5V to 3.6V) Unit Min Max Min Max Write Cycle Time tWC 120 ― 120 ― ns /CE Active Time tCA 65 ― 65 ― ns /CE↓ to /WE↑ Time tCW 65 ― 65 ― ns Pre-charge Time tPC 55 ― 55 ― ns Write Pulse Width tWP 20 ― 20 ― ns Address Setup Time tAS 0 ― 0 ― ns Address Hold Time tAH 65 ― 65 ― ns /WE↓ to /CE↑ Time tWLC 20 ― 20 ― ns (/UB or /LB)↓to /CE↑ tBLC 20 ― 20 ― ns Address Transition to /WE↑ Time tAWH 135 ― 120 ― ns /WE↑ to Address Transition Time tWHA 0 ― 0 ― ns Data Setup Time tDS 10 ― 10 ― ns Data Hold Time tDH 0 ― 0 ― ns /WE Output Floating Time tWZ ― 10 ― 10 ns /WE Output Access Time*1 tWX 10 ― 10 ― ns Write Setup Time*1 tWS 0 ― 0 ― ns Write Hold Time*1 tWH 0 ― 0 ― ns /CE Output Floating Time tHZ ― 10 ― 10 ns Address transition Time tAX ― 15 ― 15 ns /UB, /LB Write Pulse Width tWP2 20 ― 20 ― ns /WE=L to (/UB, /LB)=H period tWP3 20 ― 20 ― ns (3) Page Mode Read/Write Cycle Parameter Symbol Value (VDD=1.8V to 2.5V) Value (VDD=2.5V to 3.6V) Unit Min Max Min Max Page Mode Write Cycle Time tPWC 25 ― 25 ― ns Page Mode Write Pulse Width tWPP 16 ― 16 ― ns Page Address Setup Time (/WE=L) tASP 8 ― 8 ― ns Page Address Hold Time (/WE=L) tAHP 15 ― 15 ― ns Page Address Access Time tAAP ― 25 ― 25 ns Page Address Data Hold Time tOHP 3 ― 3 ― ns Page Mode Read Cycle Time tPRCA 25 ― 25 ― ns Page Mode Write Pre Charge Width tWPHP 6 ― 6 ― ns (4) Power ON/OFF Sequence and Sleep Mode Cycle Parameter Symbol Value Unit Min Max /CE level hold time for Power ON tPU 450 ― μs /CE level hold time for Power OFF tPD 85 ― ns Power supply rising time tVR 50 ― μs/V Power supply falling time tVF 100 ― μs/V /ZZ active time tZZL 1 ― μs Sleep mode enable time tZZEN ― 0 μs /CE level hold time for Sleep mode release tZZEX 450 ― μs
- Pin Capacitance Parameter Symbol Condition Value Unit Min Typ Max Input Capacitance CIN VDD = 3.3 V, VIN = VOUT = 0V~VDD, f = 1 MHz, TA = + 25 °C ― ― 9 pF Input/Output Capacitance (I/O pin) CI/O ― ― 9 pF /ZZ Pin Input Capacitance CZZ ― ― 9 pF AC Test Load Circuit Output 1.2k 30pF VDD 0.95k
12 DS501-00070-2v1-E
TIMING DIAGRAMS 1. Read Cycle Timing 1 (/CE, /OE, /UB, /LB Control) 2. Read Cycle Timing 2 (Address Access) XXX：H or L tPC tAS tAH tCE tOE tCA tHZ tOHZ tOH A0～A18 I/O0～I/O15 /CE /OE tRC Valid Address Valid Output Data tBA tBHZ /UB, /LB tCAH XXX：H or L tRCA tAA tRCA A2～A18 I/O0～I/O15 /CE = /OE = /UB = /LB = L,/WE = H Valid Address 1 Valid Output Data 1 tOAH[ tAA tOAH Valid Address 2 Valid Output Data 2 Previous Valid Output Data tAX tAX
- Read Cycle Timing 3 (Page Access) 4. Write Cycle Timing 1 (/WE Control) Output Data Output DataInput Data tAH XXX：H or L tPC tAS tCA A0～A18 I/O0～I/O15 /CE /WE tRC tWZ tHZ tWLC tCW tWP tDS tDH tWH *:In case /OE=L, be carefull not any bus conflicts occur. *:In case /OE=L, invalid data are output. XXX：H or L tPC tAS tCE tHZ tOHZ A2～A18 /OE /CE A0～A1 tRC Data０ Column１ Column２ Data１ Data２ Column０ tOE tOHP tAAP I/O0～I/O15 tBA tBHZ/UB, /LB tAX tPRCA tPRCA
14 DS501-00070-2v1-E
- Write Cycle Timing 2 (/CE Control) 6. Write Cycle Timing 3 (Address Access and /WE Control) Output Data Output DataInput Data Input Data *:In case /OE=L, be carefull not any bus conflicts occur. *:In case /OE=L, invalid dataare output. XXX：H or L A0～A18 I/O0～I/O15 /WE tWZ tAWH tWHA tDS tDH tWX tWC /CE = /OE = L tWC tPC tAS tCA A0～A18 /CE /WE tWC XXX：H or L tDH I/O0～I/O15 /UB, /LB Input Data tDS tBLC
- Write Cycle Timing 4 (/UB(/LB) Access) 8. Write Cycle Timing 5 (Page Address Access) A0～A18 /OE /WE tWP3tWP3 tWC /LB tWC tDS tDH /UB tAWH Input DataI/O0～I/O7 I/O8～I/O15 tRCA tWHA tDS tDH Input Data tWP3 tWP２ tWP２ tRCA tBA Output Data tOE tBA tAA tWX tBHZ Output Data tAA tBHZ tOE XXX：H or L tPC tAS tCA A2～A18 /WE /CE A0～A1 tWC Column1 Column2Column０ tWPP tDS tDH Input Data tDS tDH Input Data tDS tDH Input Data tCW tAHP tASP tWLC tPWC I/O0～I/O15 tWPHP
16 DS501-00070-2v1-E
- Sleep Mode Timing tPC tZZL tZZEX / WE / CE / ZZ I/ O 0 to I/ O1 5 tZZEN
POWER ON/OFF SEQUENCE FeRAM CHARACTERISTICS Item Min Max Unit Parameter Read/Write Endurance*1 1014 ― Times Operation Ambient Temperature TA = + 85 °C Data Retention*2 40 ― Years Operation Ambient Temperature TA = + 85 °C 95 ― Operation Ambient Temperature TA = + 55 °C ≥ 200 ― Operation Ambient Temperature TA = + 35 °C *1: The values for Read/Write Endurance apply to the total number of read and write operations per row in FeRAM. This is because FeRAM needs writing operation after each reading operations. When switching rows, the number of Read/Write operations is counted for each selected row. However, if only addresses A0 and A1 are switched, no row switching occurs. The memory consists of 64 internal outputs per row, and switching only A0 and A1 selects 16 of these outputs. Each row in the memory array has 64 internal outputs, and 16 outputs are selected by A0 and A1. Therefore, once a certain address is selected, switching only A0 and A1 does not change the selected row, and the Read/Write count is totaled as one operation. For other address switches, each corresponding row is counted once. *2: The minimum value of Date Retention refers to data retention term from first read/write after the device shipped. The value is estimated from qualification results. NOTE ON USE
- We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed. * : /CE (Max) < VDD+0.3V /CE Don’t Care tPD tPU tVF tVR /CE VDD VSS VIH(Min) VIL(Max) VDD(Min) 1.0V VDD VIH(Min) VIL(Max) VSS
18 DS501-00070-2v1-E
ESD AND LATCH-UP Test DUT Value ESD HBM (Human Body Model) JESD22-A114 compliant MB85R8M2TAFN-G-JAE2 MB85R8M2TABGL-G-JAE1 ≥ |2000 V| ESD CDM (Charged Device Model) JESD22-C101 compliant ≥ |1000 V| Latch-Up (C-V Method) Proprietary method ≥ |200 V| ・C-V method of Latch-Up Resistance Test Note: Charge voltage alternately switching 1 and 2 approximately 2 sec intervals. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately. REFLOW CONDITIONS AND FLOOR LIFE [ JEDEC MSL ] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E) CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.
ORDERING INFORMATION Part Number Package Shipping form Minimum shipping quantity MB85R8M2TAFN-G-JAE2 44-pin plastic TSOP Tray ―* MB85R8M2TABGL-G-JAE1 48-pin plastic FBGA Tray ―* *: Please contact our sales office about minimum shipping quantity.
20 DS501-00070-2v1-E
PACKAGE DIMENSIONS Lead pitch 0.75mm Package width× Package length 8.00 mm × 6.00 mm Sealing method Plastic mold Mounting hight 1.00 mm (max.) MB85R8M2TABGL-G-JAE1 lead shape Solder ball 48-pin plastic FBGA MB85R8M2TABGL-G-JAE1 Dimenstion in mm. 48-pin plastic FBGA 0.17MIN
PACKAGE DIMENSIONS(Continued) 44-pin plastic TSOP Lead pitch Package width × package length 10.16 × 18.41mm Lead shape Sealing method Mounting height MB85R8M2TAFN-G-JAE2 Dimensions in mm. 0.8mm Gullwing Plastic mold 1.2mm (max.) 44-pin plastic TSOP MB85R8M2TAFN-G-JAE2 Note 1): These dimensions do not include resin protrusion. Note 2): Pins width do not include tie bar cutting remainder. Pins width and pins thickness include plating thickness. [44] [23] LEAD No. [1] [22] INDEX 18.41±0.10 0.80TYP 0.25 to 0.40
1.20 MAX
0.05 MIN
0.10 MAX
10.16±0.10 10.16±0.10 11.76±0.20 0.10 to 0.21 0.50±0.１５ 0.25TYP 0～8°
22 DS501-00070-2v1-E
MARKING(Examples) [MB8R8M2TABGL-G-JAE1] [48-pin Plastic FBGA] MB85R8M2TA: Product name E1 : (Lead free code)
2100 E00: 2100(Year and Week code)＋D00（Trace code）
[MB85R8M2TAFN-G-JAE2] [44pin Plastic TSOP] MB85R8M2TA: Product name E2: (Lead free code)
2200 Y00:2200(Year and Week code)＋Y00（Trace code）
PACKING (1)MB85R8M2TABGL-G-JAE1
1.1 Tray dimensions
pcs/tray pcs/inner box pcs/outer box 480 4800 (10trays) 19200 (4 inner boxes, Max) BGA48 (Dimensions in mm) Heat proof temperature : 150℃ MAX
24 DS501-00070-2v1-E
1.2 IC orientation
1.3 Product label indicators
Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)] (Part number) (Part number) (Control number bar code) XX/XX XXXX- XXX XXX XXXX-XXX XXX (Lot Number and quantity) (Package count) (Part number bar code) (Part number and quantity) (Control number bar code) QC PASS XXXXXXXXXXXXXX XXXX/XX/XX (Packed years/month/day) ASSEMBLED IN xxxx (3N)1 XXXXXXXXXXXXXX XXX (Quantity) (3N)2 XXXXXXXXXX XXX pcs XXXXXX XXXXXXXXXXXXXX (Part number)XXXXXXXXXXXXXX (Comment)XXXXXXXXXXXXXX (Control number )XXXXXXXXXX (LEAD FREE mark) C3-Label Perforated line Supplemental Label
1.4 Dimensions for container
(1) Dimensions for inner box L W H 162 360 90 (Dimensions in mm) (2) Dimensions for outer box L W H 375 410 225 (Dimensions in mm) L W H L W H
26 DS501-00070-2v1-E
(2)MB85R8M2TAFN-G-JAE2
2.1 Tray dimensions
pcs/tray pcs/inner box pcs/outer box 126 1260 (10trays) 5040 (4 inner boxes, Max) TSOP4 4
2.2 IC orientation
2.3 Product label indicators
Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)] (Part number) (Part number) (Control number bar code) XX/XX XXXX- XXX XXX XXXX-XXX XXX (Lot Number and quantity) (Package count) (Part number bar code) (Part number and quantity) (Control number bar code) QC PASS XXXXXXXXXXXXXX XXXX/XX/XX (Packed years/month/day) ASSEMBLED IN xxxx (3N)1 XXXXXXXXXXXXXX XXX (Quantity) (3N)2 XXXXXXXXXX XXX pcs XXXXXX XXXXXXXXXXXXXX (Part number)XXXXXXXXXXXXXX (Comment)XXXXXXXXXXXXXX (Control number )XXXXXXXXXX (LEAD FREE mark) C3-Label Perforated line Supplemental Label
28 DS501-00070-2v1-E
2.4 Dimensions for container
(1) Dimensions for inner box L W H 162 360 90 (Dimensions in mm) (2) Dimensions for outer box L W H 410 375 225 (Dimensions in mm) L W H L W H
MAJOR CHANGES IN THIS EDITION A change on a page is indicated by a vertical line drawn on the left side of that page. Page Section Change Results P.1,17 Read/write endurance 1014 times/64bits → 1014 times(+85℃)
Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://ramxeed.com/ All Rights Reserved. RAMXEED LIMITED, its subsidiaries and affiliates (collectively, "RAMXEED") reserves the right to make changes to the information contained in this document without notice. Please contact your RAMXEED sales representatives before order of RAMXEED device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of RAMXEED device. RAMXEED disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the RAMXEED device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. RAMXEED assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof. Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of RAMXEED or any third party by license or otherwise, express or implied. RAMXEED assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof. The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). RAMXEED shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products. Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions. The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners. MB85R8M2TA