LS7100 LSI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 © Tel.: (516) 271-0400 ¢ Fax: 516 271-0405 * TWX: (510) 226-7833 Revised July 1989 | for liquid crystal (dynamic scattering) displays | FEATURES: PIN ASSIGNMENT DIAGRAM | @ Up to —50V Segment Output @ All Inputs are TTL of CMOS Compatible © Internal Pull-Down Resistors an all Inputs LOAD DISPLAY IN, LO) 161) Vgg qu) | © Operating Voltage Range From —SV to -60V cq2 59 | ec3 «614Ot | ocs 13iJe ads fd DESCRIPTION: common,com([6 = 11D The LS7100 is a monolithic, ion implanted MOS, BCD to BLANKING IN, BI (7 wD b | T-segment latched decoder/driver capable of driving displays (| Voo 08 Da over 3 wide voltage range. | 4 pn is secret intended to drive large light scatter TOP VIEW | Wal enl@eryste csrneys STANDARD 16 PIN DIP DESCRIPTION OF OPERATION: FIGURE) COMMON (COM) INPUT COM is the common source for 7 internal FET Switch seg- ment outputs. BLANKING (BI) INPUT A.B, C, D AND LOAD (LD) INPUTS Blanking of the display is provided by the BI. When BI is high, The BCO (or binary) data applied to the A,B,C.0 inputs all FET switches are opened thereby turning off display seg ire latched into“interal flip-flops when. tha LD iaput is ments. When BI is low, the selected FET switches are closed high. If the input data changes while LO is high, the tiip: BI has an internal pull-down (to logic “O") resistor, flops will follow the input data. When LO is low, the inputs are isolated from the flip-flops. The latched data are decoded INPUT INTERFACE to 7-segments to control the opening and closing of the LS7100 inputs can be interfaced with TTL, CMOS, NMOS segment switch outputs (See display format for 0-15 binary or PMOS outputs by connecting VSS to the positive terminal decoding). {output logic "1", reference supply) af the TTL, CMOS, Each of these inputs has an internal pull-down (to logic “0") NMOS or PMOS supply. resistor. SEGMENT OUTPUTS The segment outputs are open-drain outputs of FET switches, “rhe walimalban Wokidad herein le Bakoved 40 ba with COM input as the common source. The electrical path accurate and reliable. However, LSI Computer Systems, from COM to any segment output is effectively an analog Inc. assumes no responsibilities for inaccuracies, nor for switch which can be either closed or opened by decoded data any infringements of patent rights of others which may stored in internal latches associated with A,B,C,D inputs resuk from its use. — The display segment drive wave-forms are not generated inter- nally, The desired output wave-forms must be applied to the COM input. When a segment analog switch is closed, the drive wave-form at COM is connected to the respective output and when the switch is open, the output is cut off from COM and has very high impedance. LS7100 LSICSI 6-1
ABSOLUTE MAXIMUM RATINGS: {All voltages referenced to Vg, Pin 16] SYMBOL VALUE UNIT DC Supply Voltage Voo +0.3 to -60 v Common In Ve +0.3 to -60 v All other inputs Vin +0.3 10 -30 v Operating Temperature Ta —40 t0 +70 ° Storage Temperature Tstg 65 to +125 oC ELECTRICAL CHARACTERISTICS: -40°C Ta 70°C unless otherwise specified Vgg = 0 unless otherwise specified PARAMETER MIN Tye MAX UNITS CONDITIONS, REMARKS POWER SUPPLY . Voo -5 - -60 v ioo - 600 BA @Vpo « -40V COMMON INPUT Vcom High or -5 0 v Voom Low Voo+3 Vpporl0 - v Vcomlow-Vss = - 50 OV Leakage Current - - 5 nA @Vpp = -40V, Vpp +3V< Voom -0.5V ALL OTHER INPUTS Input High Voltage Vin" -i5 = 0 v Input Low Voltage Vie “0” Voo os 4 ov Vop2-15V Input High Current tin = - 40 BA Ta= 25°C Input Low Current Nie ir - 40 uA Ta= 25°C SEGMENT OUTPUTS OFF Segment Leakage Current - 5 - nA @V pp = —40V, Vpp +3V< Vsegs—0.5V ON Segment Output Current - m 5 mA Maximum recommended SWITCHING CHARACTERISTICS* Vpn = —40V, Ta = 28°C (Outputs unloaded) PARAMETER SYMBOL MIN TYP MAX UNIT BCD data set up time tos 0 = = ns BCD data hold time tus 500 = = ns Load pulse width tlw 1.0 = = BS BCO data pulse width tow Ls 4 a us Blank to segoffdelay —tpaiy = i Ms Blank to segon delay tpg, - 13 = s Loed to seg on delay tpLy - 15 - ws Load to seg off dealy fete - 1.0 - “ Propagation delay from COM input to any segment output - - - 300 ns *See Figure 3. 6-2 Lsucst LS7100
COMMON IN COM ae . to Ed le = eS ee Rona ee o— ee ae 5 ee ae Ta \\ bo i | 29st FD — stoment ‘0 \\ — Fe a os ane oe \\ vou" -25V = = fo0 4 —— 2 — sare oo tev A DISPLAY IN, LO—4 \\s 1 LS7100 FUNCTIONAL DIAGRAM FiGURET an =n “0 = (00 = Voows. VOLTS igure CHANNEL ON RESISTANCE, Ron ' ] Pc —+ | LL | tow ws] Le + pale i | ! iy a OSD VS VL 1 ‘ | | ] | \\ | | \\ | . 1 T It 1 il — eee | 5 1 | | / 1} | lA SEGMENT OUTPUT l | i i | d Si ten eo] lt ' —| ro | a] ete | | il TIMING DIAGRAM FIGURE DISPLAY FORMAT TI a | | ® |e o 1 2 3 4 5 6 F 8 § © HN 2B B 4 tH 4 FIGURES Ls7100 Lslicst 63
s]ol-= swuaos [fe =|2) 2 8 : 2 >3 ay os gt——— 88
2 Sswunoe [S2/2\\52/N |B Rs
3 Sswunst 2 Z2/5 2/8 |B = =
ez . coe 2S swuns S3/a/28]/8 je Bu By
2 Ege # |#
2 = 5 aes =(¢ g Fe w Fy 8 w - 8 Su Ela |s3|G l= = Be-"5 3 (7/5 |Se1= ed 3 SS8sesi5 [Ne lezle z 2 z=] & 3 z es g Lg 5 | 5 | > S : 6/33
2 Slaw
5 £ aya 2 s eae] 8 ¢} 22 | > t& > FI cd S/£5 | W31SAS eaines 3 8/88 141 4O SOWD | wel se See I | 2 | 4 Z Fe oo > 5 3 3 1 2e t—nZ6 2S a Poe Bey] 8 a Pr] 3 | 2 23 3 a 4 ao Eq PFa8 85 |e Se 3 SCRE 1 a ee = z ieee a| 3 3 $ | § rE ee Be ys L. ae > 001s? Se a) an ars, z= a oe a oe.» z2 a [—] = mae) a aE ro FF zi o . << SY 00187 le ale