LS7083N_15 LSI | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 4

Technical content

QUADRATURE CLOCK CONVERTER FEATURES:

  • x1 and x4 mode selection
  • Up to 16MHz output clock frequency
  • Programmable output clock pulse width
  • On-chip filtering of inputs for optical or magnetic encoder applications.
  • TTL and CMOS compatible I/Os
  • +3V to +12V operation (V DD - VSS)
  • LS7083N, LS7084N (DIP); LS7083NS, LS7084NS (SOIC) - See Figure 1 INPUT/OUTPUT DESCRIPTION: RBIAS (Pin 1) Input for external component connection. A resistor connected between this input and V SS adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (T OW ≤ TPS). VDD (Pin 2) Supply Voltage positive terminal. VSS (Pin 3) Supply Voltage negative terminal. A (Pin 4) Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither. B (Pin 5) Quadrature Clock Input B. This input has a filter circuit identical to input A. Mode (Pin 6) Mode is a 3-state input to select resolutions x1, x2 or x4. The se- lected resolution multiplies the input quadrature clock rate by 1, 2 and 4, respectively, in producing the outputs UPCK / DNCK and CLK (see Figure 2). The Mode input logic levels selects resolutions as follows: Logic 0 = x1 Float = x2 Logic 1 = x4 LS7083N - DNCK (Pin 7) In LS7083N, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input. LS7084N - UP/DN (Pin 7) In LS7084N, this is the count direction indication output. When A input leads the B input, the UP/DN output goes high indicating that the count direction is UP. When A input lags the B input, UP/DN output goes low, indicating that the count direction is DOWN. LS7083N - UPCK (Pin 8) In LS7083N, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input. LS7084N - CLK (Pin 8) In LS7084N, this is the combined UP Clock and DOWN Clock out- put. The count direction at any instant is indicated by the UP/DN output (Pin 7). NOTE: For the LS7084N, the timing of CLK and UP/DN requires that the counter interfacing with LS7084N counts on the rising edge of the CLK pulses. Applications:
  • Interface incremental encoders to Up / Down Counters (See Figure 6A and Figure 6B)
  • Interface rotary encoders to Digital Potentiometers (See Figure 7) DESCRIPTION: The LS7083N and LS7084N are CMOS quadrature clock con- verters. Quadrature clocks derived from optical or magnetic en- coders, when applied to the A and B inputs of the LS7083N or LS7084N, are converted to strings of Up Clocks and Down Clocks (LS7083N) or to a Clock and an Up/Down direction con- trol (LS7084N ). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder. June 2015 7083N/84N-062315 -1 LSI/CSI LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405 LS7083N LS7084N UL® A3800 RBIAS VDD (+V ) VSS (-V ) A B MODE DNCK UPCK PIN ASSIGNMENT - TOP VIEW CLK UP/DN FIGURE 1 LS7084N RBIAS VDD (+V ) VSS (-V ) A B MODE LS7083N LSILSI

ABSOLUTE MAXIMUM RATINGS: PARAMETER SYMBOL VALUE UNITS DC Supply Voltage VDD - VSS 16 V Voltage at any input VIN VSS-0.3 to VDD+0.3 V Operating temperature TA -20 to +85 ºC Storage temperature TSTG -55 to 150 ºC DC ELECTRICAL CHARACTERISTICS: (Unless otherwise specified VDD = 3V to 12V and TA = -20ºC to +85ºC) PARAMETER SYMBOL MIN TYP MAX UNITS CONDITION Supply Voltage V DD 3- 1 2 V - Supply Current IDD - 1.5 1.65 mA VDD = 12V, all input frequencies=0 Hz and RBIAS = 2MΩ MODE INPUT: Logic 0 V ml - - 0.5 V - Logic 1 Vmh VDD - 0.5 -- V Logic Float Vmf (VDD/2) - 0.5 V DD/2 (V DD/2) + 0.5 V- Logic 0 Input Current Iml - 2.2 4.2 μA VDD = 3V Iml - 3.5 6.9 μA VDD = 5V Iml - 8.3 16.2 μA VDD = 12V Logic 1 Input Current Imh - -2 -9.8 μA VDD = 3V Imh - -3.4 -6.6 μA VDD = 5V Imh - -8.2 -16 μA VDD = 12V A,B INPUTS: Logic 0 V ABl -- 0.25VDD V- Logic 1 VABh 0.7VDD -- V - Input Current IABlk - 0 10 nA - RBIAS INPUT: External Resistor R B 2K - 10M Ω - ALL OUTPUTS: Sink Current I ol - -3.2 - mA Iol - -4.8 - mA Iol - -7.2 - mA Source Current Ioh - 1.7 - mA Ioh - 2.2 - mA Ioh - 3.1 - mA TRANSIENT CHARACTERISTICS (TA = -20ºC to +85ºC) PARAMETER SYMBOL MIN TYP MAX UNITS CONDITION Output Clock Pulse Width TOW 540 ns VDD = 3V TOW 180 ns VDD = 5V TOW 60 ns VDD = 12V A,B INPUTS: Validation Delay T VD - 450 - VDD = 3V TVD - 200 - VDD = 5V TVD -9 0- VDD = 12V Phase Delay TPS TVD+TOW ∞ s- Pulse Width TPW 2TPS - ∞ s- Frequency fA,B - 1/(2TPW) Hz - Input to output Delay TDS - 490 565 ns VDD = 3V TDS - 220 345 ns VDD = 5V TDS - 125 135 ns VDD = 12V 7083N/7084N‐062315‐2

7083N/84N‐062315‐3 The information included herein is believed to be accurate and reliable. However LSI Computer Systems, Inc assumes no responsibilities to inaccuracies, or to any infringements of patent rights of others which may result from its use.