FM25L04B-G

FM25L04B CYPRESS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 14

Technical content

Features

4K bit Ferroelectric Nonvolatile RAM Organized as 512 x 8 bits High Endurance 10 Trillion (1013) Read/Writes NoDelay™ Writes Advanced High-Reliability Ferroelectric Process Fast Serial Peripheral Interface - SPI Up to 10 MHz Frequency Direct Hardware Replacement for EEPROM SPI Mode 0 & 3 (CPOL, CPHA=0,0 & 1,1) Sophisticated Write Protection Scheme Hardware Protection Software Protection Low Power Consumption Low Voltage Operation 3.0-3.6V A Standby Current (+85C) Industry Standard Configuration Automotive Temperature -40 C to +125 C o Qualified to AEC Q100 Specification 8-pin “Green”/RoHS SOIC Package

Description

The FM 25L04B is a 4 -kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes like a RAM. It provi des reliable data retention for years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories. The FM 25L04B performs write operations at bus speed. No write delays are incurred. Data is written to the m emory array immediately after each byte has been transferred to the device. The next bus cycle may commence without the need for data polling. The FM25L04B is capable of supporting 10 13 read/write cycles, or 10 million times more write cycles than EEPROM. These capabilities make the FM 25L04B ideal for nonvolatile memory applications requiring frequent or rapid writes or low power operation. Examples range from data collection, where the number of write cycles may be critical, to demanding indus trial controls where the long write time of EEPROM can cause data loss. The FM25L04B provides substantial benefits to users of serial EEPROM as a hardware drop -in replacement. The FM 25L04B uses the high -speed SPI bus, which enhances the high -speed write capability of F-RAM technology. Device specifications are guaranteed over an automotive temperature range of -40°C to +125°C. Pin Configuration Pin Name Function /CS Chip Select /WP Write Protect /HOLD Hold SCK Serial Clock SI Serial Data Input SO Serial Data Output VDD Supply Voltage VSS Ground

Ordering Information

FM25L04B-GA “Green”/RoHS 8-pin SOIC, Automotive Grade 1 FM25L04B-GATR “Green”/RoHS 8-pin SOIC, Automotive Grade 1, Tape & Reel CS SO WP VSS VDD HOLD SCK SI

Figure 1. Block Diagram the status register. A complete explanation of write protection is provided below. logic level to meet IDD specifications.

• SI may be connected to SO for a single pin data interface.

the falling edge of the serial clock.

• SO may be connected to SI for a single pin data interface.

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 3 of 14 Overview The FM 25L04B is a serial F-RAM memory. The memory array is logically organized as 512 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the F- RAM is similar to serial EEPROMs. The major difference between the FM 25L04B and a s erial EEPROM with the same pinout is the F-RAM’s superior write performance and power consumption. Memory Architecture When accessing the FM 25L04B, the user addresses 512 locations of 8 data bits each. These data bits are shifted serially. The addresses a re accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an op -code, and an address. The upper address bit is included in the op - code. The complete address of 9 -bits specifies each byte address uniquely. Most functions of the FM 25L04B either are controlled by the SPI interface or are handled automatically by on -board circuitry. The access time for memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. So, by the time a new bus transaction can be shifted into the device, a write operation will be complete. This is explained in more detail in the interface section. Users expect several obvious system benefits from the FM 25L04B due to its fast write cycle and high endurance as compared with EEPROM. In addition there are less obvious benefits as well. Fo r example in a high noise environment, the fast -write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle. Note t hat the FM 25L04B contains no power management circuits other than a simple internal power-on reset. It is the user’s responsibility to ensure that V DD is within datasheet tolerances to prevent incorrect operation. It is recommended that the part is not po wered down with chip enable active. Serial Peripheral Interface – SPI Bus The FM 25L04B employs a Serial Peripheral Interface (SPI) bus. It is specified to operate at speeds up to 10 MHz. This high -speed serial bus provides high performance serial communic ation to a host microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25L04B operates in SPI Mode 0 and 3. The SPI interface uses a total of four pins: clock, data-in, data -out, and chip select. A typical system configuration uses one or more FM 25L04B devices with a microcontroller that has a dedicated SPI port, as Figure 2 illustrates. Note that the clock, data -in, and data -out pins are common among all devices. The Chip Select and Hold pins must be driven separately for each FM25L04B device. For a microcontroller that has no dedicated SPI bus, a general purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (high) the /HOLD pin. Figure 3 shows a configuration that uses only three pins. Protocol Overview The SPI interface is a synchronous serial interface using clock and data pins. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activate d by the bus master, the FM25L04B will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. The device will make a determination of the SPI mode on the falling edge of each chip select. While there are four such modes, the FM25L04B supports Modes 0 and 3. Figure 4 shows the req uired signal relationships for M odes 0 and 3. For both modes, data is clocked into the FM 25L04B on the rising edge of SCK and data is expected o n the first rising edge after /CS goes active. If the clock begins from a high state, it will fall prior to beginning data transfer in order to create the first rising edge. The SPI protocol is controlled by op -codes. These op-codes specify the commands to the device. After /CS is activated the first byte transferred from the bus master is the op -code. Following the op -code, any addresses and data are then transferred. Note that the WREN and WRDI op -codes are commands with no subsequent data transfer. Important: The /CS must go inactive (high) after an operation is complete and before a new op -code can be issued. There is one valid op -code only per active chip select.

Table 4. Write Protection

0 X Protected Protected Protected

any number of sequential writes may be performed. op-code. The next op -code is the WRITE instruction. first. A write operation is shown in Figure 9. until the byte being written has completed. master issues 8 clocks, with one bit read out for each. operation is shown in Figure 10.

0 A0A3A4A5A6

Figure 9. Memory Write Figure 10. Memory Read

to experience one e ndurance cycle through the loop. unlimited even at 10MHz clock rate. Table 5. Time to Reach Endurance Limit for Repeating 64-byte Loop

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 9 of 14 Electrical Specifications Absolute Maximum Ratings Symbol Description Ratings VDD Power Supply Voltage with respect to VSS -1.0V to +5.0V VIN Voltage on any pin with respect to VSS -1.0V to +5.0V and VIN < VDD+1.0V TSTG Storage Temperature -55 C to + 125 C TLEAD Lead Temperature (Soldering, 10 seconds) 260 C VESD Electrostatic Discharge Voltage - Human Body Model (AEC-Q100-002 Rev. E) - Charged Device Model (AEC-Q100-011 Rev. B) - Machine Model (AEC-Q100-003 Rev. E) 4kV 1.25kV 300V Package Moisture Sensitivity Level MSL-1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. DC Operating Conditions (TA = -40 C to +125 C, VDD = 3.0V to 3.6V unless otherwise specified) Symbol Parameter Min Typ Max Units Notes VDD Power Supply Voltage 3.0 3.3 3.6 V IDD VDD Supply Current @ SCK = 1.0 MHz @ SCK = 10.0 MHz 0.2 2.0 mA mA ISB Standby Current @ +85 C @ +125 C A A ILI Input Leakage Current - A 3 ILO Output Leakage Current - A 3 VIH Input High Voltage 0.75 VDD VDD + 0.3 V VIL Input Low Voltage -0.3 0.25 VDD V VOH Output High Voltage @ IOH = -2 mA VDD – 0.8 - V VOL Output Low Voltage @ IOL = 2 mA - 0.4 V VHYS Input Hysteresis 0.05 VDD V 4 Notes 1. SCK toggling between VDD-0.3V and VSS, other inputs VSS or VDD-0.3V. 2. SCK = SI = /CS=VDD. All inputs VSS or VDD. 3. VSS VIN VDD and VSS VOUT VDD. 4. Characterized but not 100% tested in production. Applies only to /CS and SCK pins.

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 10 of 14 AC Parameters (TA = -40 C to +125 C, VDD = 3.0V to 3.6V unless otherwise specified) Symbol Parameter Min Max Units Notes fCK SCK Clock Frequency 0 10 MHz tCH Clock High Time 40 ns 1 tCL Clock Low Time 40 ns 1 tCSU Chip Select Setup 10 ns tCSH Chip Select Hold 10 ns tOD Output Disable Time 30 ns 2 tODV Output Data Valid Time 35 ns tOH Output Hold Time 0 ns tD Deselect Time 100 ns tR Data In Rise Time 50 ns 2,3 tF Data In Fall Time 50 ns 2,3 tSU Data Setup Time 5 ns tH Data Hold Time 5 ns tHS /HOLD Setup Time 10 ns tHH /HOLD Hold Time 10 ns tHZ /HOLD Low to Hi-Z 30 ns 2 tLZ /HOLD High to Data Active 30 ns 2 Notes 1. tCH + tCL = 1/fCK. 2. This parameter is characterized but not 100% tested. 3. Rise and fall times measured between 10% and 90% of waveform. Capacitance (TA = 25 C, f=1.0 MHz, VDD = 3.3V) Symbol Parameter Min Max Units Notes CO Output Capacitance (SO) - 8 pF 1 CI Input Capacitance - 6 pF 1 Notes 1. This parameter is characterized but not 100% tested. 2. Slope measured at any point on VDD waveform. AC Test Conditions Input Pulse Levels 10% and 90% of VDD Input and output timing levels 0.5 VDD Input rise and fall times 5 ns Output Load Capacitance 30 pF Power Cycle Timing VDD min tPU VDD CS tVR tPD tVF Power Cycle Timing (TA = -40 C to +125 C, VDD = 3.0V to 3.6V unless otherwise specified) Symbol Parameter Min Max Units Notes tPU VDD(min) to First Access Start 1 - ms tPD Last Access Complete to VDD(min) 0 - s tVR VDD Rise Time 30 - s/V 1 tVF VDD Fall Time 20 - s/V 1 Notes 1. Slope measured at any point on VDD waveform.

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 11 of 14 Serial Data Bus Timing CS SCK SI SO 1/tCK tCL tCH tCSH tODV tOH tOD tCSU tSU tH tD tRtF /Hold Timing CS SCK SO HOLD tHS tHH tHZ tLZ tHS tHH Data Retention (VDD = 3.0V to 3.6V) Parameter Min Max Units Notes Data Retention @ TA = +55 C @ TA = +105 C @ TA = +125 C 10,000 1,000 Years Hours Hours Note: Data retention qualification tests are accelerated tests and are performed such that all three conditions have been applied: (1) 17 years at a temperature of +55 C, (2) 10,000 hours at +105 C, and (3) 1,000 hours at +125 Typical Grade 1 Operating Profile 200 400 600 800 1000 1200 1400 1600 70 75 80 85 90 95 100 105 110 115 120 125 Temperature (°C) Hours Typical Grade 1 Storage Profile 5000 10000 15000 20000 25000 0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 Temperature (°C) Hours

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 12 of 14 Mechanical Drawing 8-pin SOIC (JEDEC Standard MS-012 variation AA) Pin 1 4.90 ±0.10 0.10 0.25 1.35 1.75 0.33 0.51 1.27 0.10 mm 0.25 0.50 0.40 1.27 0.19 0.25 0 - 8 Recommended PCB Footprint 7.70 0.651.27 2.00 3.70 Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in millimeters. Legend: XXXXXX = part number, P = package type, T = temp (A = automotive grade, blank = ind.) RR = rev code, LLLLL = lot code, Z = Package code RIC = Ramtron Int’l Corp, YY = year, WW = work week = Pb-free Example: FM25L04B, “Green”/RoHS SOIC, Automotive Temperature Rev. BA, Lot 64179, SOIC Year 2013, Work Week 07 Pb-free 25L04B-GA BA64179S RIC1307 XXXXXX-PT RRLLLLLZ RICYYWW

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 13 of 14

Revision History

1.0 3/14/2011 Initial Release 3.0 9/12/2011 Changed to Production status. 3.1 3/31/2012 Improved tPU and tVF specs. Document History Document Title: FM25L04B 4Kb Serial 3V F-RAM Memory (Automotive Temp) Document Number: 001-86152 Revision ECN Orig. of Change Submission Date Description of Change ** 3912930 GVCH 02/25/2013 New Spec *A 3985108 GVCH 05/07/2013 Updated SOIC package marking scheme

FM25L04B - Automotive Temp. Document Number: 001-86152 Rev. *A Page 14 of 14 Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc Memory cypress.com/go/memory PSoC cypress.com/go/psoc Touch Sensing cypress.com/go/touch USB Controllers cypress.com/go/usb PSoC® Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/go/support RAMTRON is a registered trad emark and NoDelay™ is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners. © Cypress Semi conductor Corporation, 2011 -2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress p roduct. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life -support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and s ubject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non -exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERI AL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does no t assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life -support systems where a malfunction or failure may reasonably be expected to result in significan t injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.