FM25040B-GA CYPRESS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 14
Technical content
Features
4K bit Ferroelectric Nonvolatile RAM Organized as 512 x 8 bits High Endurance 10 Trillion (1013) Read/Writes NoDelay™ Writes Advanced High-Reliability Ferroelectric Process Fast Serial Peripheral Interface - SPI Up to 14 MHz maximum Bus Frequency Direct hardware replacement for EEPROM SPI Mode 0 & 3 (CPOL, CPHA=0,0 & 1,1) Sophisticated Write Protection Scheme Hardware Protection Software Protection Low Power Consumption 10 A Standby Current (+85C) Industry Standard Configuration Automotive Temperature -40C to +125C o Qualified to AEC Q100 Specification “Green”/RoHS 8-pin SOIC
Description
The FM 25040B is a 4 -kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile but operates in other respects as a RAM. It provide s reliable data retention for years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories. The FM25040B p erforms write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte has been transferred to the device. The next bus cycle may commence without the need for data polling. The FM25040B is capa ble of supporting 10 13 read/write cycles, or 10 million times more write cycles than EEPROM. These capabilities make the FM 25040B ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The FM25040B provides substantial benefits to users of serial EEPROM, in a hardware drop -in replacement. The FM25040B uses the high-speed SPI bus which enhances the high -speed write capability of FRAM technology. Device specifications a re guaranteed over the automotive temperature range of -40°C to +125°C. Pin Configuration Pin Names Function /CS Chip Select /WP Write Protect /HOLD Hold SCK Serial Clock SI Serial Data Input SO Serial Data Output VDD Supply Voltage 5V VSS Ground
Ordering Information
FM25040B-GA “Green”/RoHS 8-pin SOIC, Automotive Grade 1 FM25040B-GATR “Green” /RoHS 8-pin SOIC, Automotive Grade 1, Tape & Reel CS SO WP VSS VDD HOLD SCK SI
Figure 1. Block Diagram frequency may be any value between 0 and 14 MHz and may be interrupted at any time. any transition on SCK or /CS. All transitions on /HOLD must occur while SCK is low.
- SI may be connected to SO for a single pin data interface.
falling edge of the serial clock.
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 3 of 14 Overview The FM25 040B is a serial FRAM memory. The memory array is logically organized as 512 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM25 040B and a serial EEPROM with the same pin -out relates to its superior write performance. The FM25 040B differs from Ramtron’s FM25040 by increasing its performance to 14MHz and adding support for SPI Mode 3. This makes the FM25 040B a drop -in replacement for mos t 4Kb SPI EEPROMs that support Modes 0 & 3. Memory Architecture When accessing the FM25 040B, the user addresses 512 locations each with 8 data bits. These data bits are shifted serially. The addresses are accessed using the S PI protocol, which includes a chip select (to permit multiple devices on the bus), an op -code including the upper address bit, and a word address. The word address consists of the lower 8 -address bits. The complete address of 9 -bits specifies each byte address uniquely. Most functions of the FM25 040B either are controlled by the SPI interface or are handled automatically by on -board circuitry. The access time for memory operation essentially is zero, beyond the time needed for the serial protocol. That is , the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. That is, by the time a new bus transaction can be shifted into the part, a write op eration will be complete. This is explained in more detail in the interface section that follows. Users expect several obvious system benefits from the FM25 040B due to its fast write cycle and high endurance as compared with EEPROM. However there are les s obvious benefits as well. For example in a high noise environment, the fast -write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle. Note that the FM25 040B contains no power management circuits other than a simple internal power-on reset. It is the user’s responsibility to ensure that V DD is within datasheet tolerances to prevent incorrect operation . It is recomm ended that the part is not powered down with chip enable active. Serial Peripheral Interface – SPI Bus The FM25040B employs a Serial Peripheral Interface (SPI) bus. It is specified to operate at speeds up to 14 MHz. This high -speed serial bus provides high performance serial communication to a host microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25040B operates in SPI Mode 0 and 3. The SPI interface uses a total of four pins: clock, data-in, data -out, and chip select. A typical system configuration uses one or more FM25 040B devices with a microcontroller that has a dedicated SPI port, as Figure 2 illustr ates. Note that the clock, data -in, and data -out pins are common among all devices. The Chip Select and Hold pins must be driven separately for each FM25040B device. For a microcontroller that has no dedicated SPI bus, a general purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (high) the /HOLD pin. Figure 3 shows a configuration that uses only three pins. Protocol Overview The SPI interface is a synchronous serial interface using clock and data lines. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activated by the bus master, the FM25 040B will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. The device will make a determination of the SPI mode on the falling edge of each chip select. While there are four suc h modes, the FM25040B supports Modes 0 and 3. Figure 4 shows the req uired signal relationships for M odes 0 and 3. For both modes, data is clocked into the FM25 040B on the rising edge of SCK and data is expected on the first rising edge after /CS goes active. If the clock begins from a high state, it will fall prior to beginning data transfer in order to create the first rising edge. The SPI protocol is controlled by op -codes. These op-codes specify the commands to the part. After /CS is activated the first byte transferred from the bus master is the op -code. Following the op -code, any addresses and data are then transferred. Note that the WREN and WRDI op -codes are commands with no subsequent data transfer. Important: The /CS must go inactive (high) after an operation is complete and before a new op-code can be issued. There is one valid op -code only per active chip select.
protect inadvertent changes to the block protect bits. summarizes the write protection conditions . Table 4. Write Protection
0 X Protected Protected Protected
any number of sequential writes may be performed. the address of the first byte of the read operation. After the op -code is complete, the SI pin is ignored. edge of /CS terminates a READ op -code operation.. but the SCK pin can toggle during a hold state.
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 9 of 14 Electrical Specifications Absolute Maximum Ratings Symbol Description Ratings VDD Power Supply Voltage with respect to VSS -1.0V to +7.0V VIN Voltage on any pin with respect to VSS -1.0V to +7.0V and VIN < VDD+1.0V TSTG Storage Temperature -55C to + 125C TLEAD Lead Temperature (Soldering, 10 seconds) 260 C VESD Electrostatic Discharge Voltage - Human Body Model (AEC-Q100-002 Rev. E) - Charged Device Model (AEC-Q100-011 Rev. B) - Machine Model (AEC-Q100-003 Rev. E) 3.5kV 1.25kV 250V Package Moisture Sensitivity Level MSL-1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. DC Operating Conditions (TA = -40 C to +125 C, VDD = 4.5V to 5.5V unless otherwise specified) Symbol Parameter Min Typ Max Units Notes VDD Main Power Supply 4.5 5.0 5.5 V IDD VDD Supply Current @ SCK = 1.0 MHz @ SCK = 14.0 MHz 0.3 3.0 mA mA ISB Standby Current @ +85C @ +125C ILI Input Leakage Current 1 A 3 ILO Output Leakage Current 1 A 3 VIH Input High Voltage 0.75 VDD VDD + 0.3 V VIL Input Low Voltage -0.3 0.25 VDD V VOH Output High Voltage @ IOH = -1 mA VDD – 0.8 - V VOL Output Low Voltage @ IOL = 2 mA - 0.4 V VHYS Input Hysteresis 0.05 VDD V 4 Notes 1. SCK toggling between VDD-0.3V and VSS, other inputs VSS or VDD-0.3V. 2. SCK = SI = /CS=VDD. All inputs VSS or VDD. 3. VIN or VOUT = VSS to VDD. 4. Characterized but not 100% tested in production. Applies only to /CS and SCK pins.
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 10 of 14 AC Parameters (TA = -40 C to +125 C, VDD = 4.5V to 5.5V unless otherwise specified) Symbol Parameter Min Max Units Notes fCK SCK Clock Frequency 0 14 MHz tCH Clock High Time 30 ns 1 tCL Clock Low Time 30 ns 1 tCSU Chip Select Setup 10 ns tCSH Chip Select Hold 10 ns tOD Output Disable 25 ns 2 tODV Output Data Valid 30 ns tOH Output Hold 0 ns tD Deselect Time 80 ns tR Data In Rise Time 50 ns 2,3 tF Data In Fall Time 50 ns 2,3 tSU Data Setup Time 5 ns tH Data Hold Time 5 ns tHS /Hold Setup Time 10 ns tHH /Hold Hold Time 10 ns tHZ /Hold Low to Hi-Z 25 ns 2 tLZ /Hold High to Data Active 25 ns 2 Notes 1. tCH + tCL = 1/fCK. 2. This parameter is characterized and not 100% tested. 3. Rise and fall times measured between 10% and 90% of waveform. Capacitance (TA = 25C , f=1.0 MHz, VDD = 5V) Symbol Parameter Max Units Notes CO Output Capacitance (SO) 8 pF 1 CI Input Capacitance 6 pF 1 Notes 1. This parameter is periodically sampled and not 100% tested. AC Test Conditions Input Pulse Levels 10% and 90% of VDD Input and output timing levels 0.5 VDD Input rise and fall times 5 ns Output Load Capacitance 30 pF Power Cycle Timing VDD min tPU VDD CS tVR tPD tVF Power Cycle Timing (TA = -40 C to +125 C, VDD = 4.5V to 5.5V unless otherwise specified) Symbol Parameter Min Max Units Notes tPU VDD(min) to First Access Start 1 - ms tPD Last Access Complete to VDD(min) 0 - s tVR VDD Rise Time 30 - s/V 1 tVF VDD Fall Time 20 - s/V 1 Notes 1. Slope measured at any point on VDD waveform.
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 11 of 14 Serial Data Bus Timing /Hold Timing Data Retention (VDD = 4.5V to 5.5V) Parameter Min Max Units Notes Data Retention @ TA = +55C @ TA = +105C @ TA = +125C 10,000 1,000 Years Hours Hours Note : Data retention qualification tests are accelerated tests and are performed such that all three conditions have been applied : (1) 17 years at a temperature of +55C, (2) 10,000 hours at +105C, and (3) 1,000 hours at +125C. Typical Grade 1 Operating Profile 200 400 600 800 1000 1200 1400 1600 70 75 80 85 90 95 100 105 110 115 120 125 Temperature (°C) Hours Typical Grade 1 Storage Profile 5000 10000 15000 20000 25000 0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 Temperature (°C) Hours
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 12 of 14 Mechanical Drawing (8-pin SOIC - JEDEC Standard MS-012, Variation AA) Pin 1 4.90 ±0.10 0.10 0.25 1.35 1.75 0.33 0.51 1.27 0.10 mm 0.25 0.50 0.40 1.27 0.19 0.25 - 8 Recommended PCB Footprint 7.70 0.651.27 2.00 3.70 Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in millimeters. Legend: XXXXXX= part number, P= package type (G=SOIC), T= temp (A= Automotive, blank=ind.) R=rev code, LLLLLLL= lot code RIC=Ramtron Int’l Corp, YY=year, WW=work week Example: FM25040B, “Green” SOIC, Automotive Temperature, Rev A, Lot L3502G1, Year 2011, Work Week 04 FM25040BGA AL3502G1 RIC1104 XXXXXXXPT LLLLLLL RICYYWW
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 13 of 14
Revision History
1.0 2/18/2011 Initial release. 3.0 10/26/2011 Changed to Production status. 3.1 3/31/2012 Improved tPU and tVF specs. Document History Document Title: FM25040B 4Kb Serial 5V F-RAM Memory (Automotive Temp) Document Number: 001-86151 Revision ECN Orig. of Change Submission Date Description of Change ** 3912930 GVCH 02/25/2013 New Spec
FM25040B - Automotive Temp. Document Number: 001-86151 Rev. ** Page 14 of 14 Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc Memory cypress.com/go/memory PSoC cypress.com/go/psoc Touch Sensing cypress.com/go/touch USB Controllers cypress.com/go/usb PSoC® Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/go/support RAMTRON is a registered trademark and NoDelay™ is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners. © Cypress Semi conductor Corporation, 2011 -2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress p roduct. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life -support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and s ubject to worldwide patent protection (United States an d foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non -exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does no t assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life -support systems where a malfunction or failure may reasonably be expected to result in significant injury t o the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.