APE8981GN3-B

APE8981 A-POWER | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 11

Technical content

Electronics Corp. APE8981 3A ULTRA LOW DROPOUT LINEAR REGULATOR FEATURES DESCRIPTION Ultra Low Dropout 0.21V(typical) @ 2A Output Current for 1.2V Output Voltage Low ESR Output Capacitor (Multi-layer Chip Capacitors (MLCC)) Applicable EN Pull-low for APE8981MP-A EN Pull-high for APE8981MP-B Fast Transient Response Adjustable Output Voltage by External Resistors Power-On-Reset Monitoring on Both VCNTL and VIN Pins Internal Soft-Start Current-Limit and Thermal Shutdown Protection Power-OK Output with a Delay Time SO-8 with Exposed Pad Pb-Free & DFN 3x3-10L Package. Data and specifications subject to change without notice 201204032 TYPICAL APPLICATION The APE8981 series is a 3A ultra low dropout linea r regulator. This product is specifically designed to provide well supply voltage for front-side-bus termination on motherboards and NB applications. The IC needs two supply voltages, a control voltage for the circuitry and a main supply voltage for power conversion, to reduce powe r dissipation and provide extremely low dropout. The APE8981 series integrates many functions. A Power-On- Reset (POR) circuit monitors both supply voltages to prevent wrong operations. A thermal shutdown and current limit functions protect the device against thermal and current over-loads. A POK indicates the output status with time delay which is set internally. It can control othe r converter for power sequence. The APE8981 series can be enabled by other powe r system. Pulling and holding the EN pin below 0.4V shuts of f the output. The APE8981 series is available in DFN 3x3-10L & ESOP-8 package which features small size as SO-8 and an Exposed Pad to reduce the junction-to-case resistance. POK EN VIN VCNTL NC VOUT FB GND APE8981 1uF 4.7uF 10k 20k 10k 10uF Cout POK EN *option CF VOUT VIN VCNTL

Electronics Corp. APE8981 ABSOLUTE MAXIMUM RATING S (Note1) DFN 3x3-10L 150° C/W Thermal Resistance Junction to Case (Rthjc) DFN 3x3-10L 40° C/W Note. Rthja is measured with the PCB copper area (need connect to Expose-Pad) of approximately 1.5 in2 (Multi-layer) RECOMMENDED OPERATING CONDITIONS Operating Junction Temperature Range (TOJ) ----- -40° C To 125° C Operating Ambient Temperature Range (TOA) ----- -40° C To 85° C PACKAGE/ORDERING INFORMATION Thermal Resistance Junction to Ambient (Rthja)Note. (Top View) 5 NC VOUT ESOP-8 GND FBEN POK VIN VCNTL GND (Top View) DFN 3x3-10L GND 10VOUT VOUT VOUT FB POK EN VIN VIN VIN VCNTL Package Type MP : ESOP-8 GN3 : DFN 3x3-10L APE8981X-X EN Function A : Internal Pull Low B : Internal Pull High

Electronics Corp. APE8981 ELECTRICAL SPECIFICATIONS VCNTL= 5V, VIN=1.8V, VOUT=1.2V, TA=25oC unless otherwise specified Parameter SYM TEST CONDITION MIN TYP MAX UNITS VCNTL Operation Voltage V CNTL 2.8 - 5.5 V VIN POR Threshold V IN 0.8 0.9 1 V VIN POR Hysteresis V IN(hys) - 0.5 - V VCNTL Nominal Supply Current I CNTL EN= VCNTL - 1.3 - mA APE8981MP-A - - 1 APE8981MP-B - 10 30 VCNTL=3 ~ 6V, IOUT=10mA, VIN=VOUT+0.5~5.5V Load Regulation I OUT=0A ~ 2A - 0.5 1 % IOUT=100mA, VCNTL=VEN=5.0V, VOUT=1.2V Dropout Voltage VDROP IOUT = 2A, VCNTL=5V, VOUT = 1.2V - 0.21 0.3 V VOUT Pull Low Resistance EN=0V - 40 - Ө Soft Start Time T SS - 0.2 - ms VENH Enable 1.2 - - VENL Disable - - 0.6 EN=5V, APE8981MP-A - 10 20 EN=GND, APE8981MP-B - 10 20 Current Limit I LIM VCNTL=5V, VIN=VOUT+1V 3.1 - - A -6 5 - -6 5 - POK Threshold Voltage for Power OK V POK VFB Rising 92% 94% 96% V FB POK Threshold Voltage for Power Not OK VPNOK VFB Falling 83% 88% 91% V FB POK Low Voltage POK sinks 5mA - - 0.1 V POK Delay Time T DELAY 0.8 2 10 ms Thermal Shutdown Threshold (Note1) TSD - 160 - oC Thermal Shutdown Hysteresis (Note1) -4 0 - oC Note1: Guarantee by design, not production tested. 105 0.8 V 0.816 V 150 mӨ dB uA EN Pin Logic High Threshold Voltage On Resistance RDS(ON) VCNTL Shutdown Current ISD uA Feedback Voltage VFB 0.784 F=120Hz, IOUT=100mARipple Rejection PSRR EN Pin Pull-Up Current IEN VIN VCNTL EN=0V

Electronics Corp. APE8981 PIN DESCRIPTIONS PIN SYMBOL PIN DESCRIPTION POK Power OK Output Pin Internal Pull High (APE8981MP-B) or Pull Low (APE8981MP-A) EN=High or Floating Ш Enable EN=Low Ш Shutdown Mode VIN Power input pin of the control circuitry. The pin is monitored for Power-On Reset purpose. NC No Connect VOUT Output Voltage FB Feedback Pin GND GND Pin BLOCK DIAGRAM APE8981MP-A APE8981MP-B EN Supply input for power conversion. The pin is monitored for Power-On Reset purpose. VCNTL VIN VOUT GND Error Amp EN VCNTL Soft -Start And Control Logic Power- ON Reset CurrentLimit Thermal Shutdown Bandgap FB -+POKDelay POK 94% VREF N-MOSFET 10uA Enable VIN VOUT GND Error Amp EN VCNTL Soft -Start And Control Logic Power- ON Reset CurrentLimit Thermal Shutdown Bandgap FB -+POKDelay POK 94% VREF N-MOSFET 10uA Enable

Electronics Corp. APE8981 PIN DESCRIPTION FB VIN VCNTL POK EN VOUT FUNCTION DESCRIPTION Power-On-Reset Internal Soft-Start Output Voltage Regulation Connecting this pin to an external resistor divider receives the feedback voltage of the regulator. The output voltage set by the resistor divider is determined by: A Power-On-Reset (POR) circuit monitors both input voltages at VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after the two supply voltages exceed their rising POR threshold voltages during powering on. The POR function also pulls low the POK pin regardless the output voltage when the VCNTL voltage falls below its falling POR threshold. An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 0.2ms. An error amplifier working with a temperature compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT. Where R1 is connected from VOUT to FB with Kelvin sensing and R2 is connected from FB to GND. A bypass capacitor may be connected with R1 in parallel to improve load transient response. The R2 range in 1K~4.7K Ө for AL output capacitor and 30K~100K Ө for MLCC output capacitor are recommended. Power input pin of the control circuitry. Connecting this pin to a +5V (recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power- On Reset purpose. Power-OK signal output pin. This pin is an open-drain output used to indicate status o f output voltage by sensing FB voltage. This pin is pulled low when the rising FB voltage is not above the VPOK threshold or the falling FB voltage is below the VPOK threshold, indicating the output is not OK. Enable control pin. Pulling and holding this pin below 0.4V shuts down the output. When re- enabled, the IC undergoes a new soft-start cycle. For APE8981MP-B, this pin is internal pulled up to VCNTL voltage, enabling the regulator. For APE8981MP-A, this pin is internal pulled down to GND voltage, shutdown the regulator. The pull-high current is 10uA (typ.) Output of the regulator. Please connect Pin 6 using wide tracks. It is necessary to connect an output capacitor with this pin for closed-loop compensation and improving transient responses. Main supply input pins for power conversions. The voltage at this pin is monitored for Power- On Reset purpose.

Electronics Corp. APE8981 FUNCTION DESCRIPTION Current-Limit Thermal Shutdown

APPLICATION INFORMATION

A thermal shutdown circuit limits the junction temperature of APE8981. When the junction temperature exceeds +160° C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start cycle after the junction temperature cools by 40 °C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown designed. Normally, use a MLCC capacitor on the input and output of the APE8981. Larger input capacitor values provide better supply-noise rejection and transient response. A higher- value output capacitor may be necessary if large, fast transients are anticipated and the device is located several inches from the power source. The X5R and X7R type in MLCC is recommended. For aluminum electrolytic capacitor application, 100uF in input capacitor and 220uF in output capacitor (30m Ө < ESR < 200m Ө) are recommended. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The APE8981 monitors the current via the output NMOS and limits the maximum current to prevent load and APE8981 from damages during overload or short circuit conditions.

Electronics Corp. APE8981 TYPICAL PERFORMANCE CHARACTERISTICS Line Regulation Dropout Voltage at VCNTL=5V Dropout Voltage at V CNTL=3.3V ICNTL vs. TJ ICNTL-SD (APE8981MP-B) vs. TJ Load Regulation 0.780 0.785 0.790 0.795 0.800 0.805 0.810 0.815 0.820 3 3.4 3.8 4.2 4.6 5 V CNTL (V) VO (V) Io=0mA Io=1A 0.75 0.76 0.77 0.78 0.79 0.80 0.81 0.82 0.83 0.84 0.85 0 0.5 1 1.5 2 2.5 3 I OUT (A) VO (V) VCNTL=5 100 200 300 400 500 600 700 800 900 1000 0 0.5 1 1.5 2 2.5 3 I OUT (A) VDROP (mV) Vo=2.5V Vo=1.8V Vo=1.2V Vo=1.05V 100 200 300 400 500 600 700 800 900 1000 0 0.5 1 1.5 2 2.5 3 I OUT (A) VDROP (mV) Vo=1.2V Vo=1.05V 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -40 -20 0 20 40 60 80 T J (° C) ICNTL (mA) 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 -40 -20 0 20 40 60 80 T J (° C) ICNTL-SD (uA)

Electronics Corp. APE8981 TYPICAL PERFORMANCE CHARACTERISTICS VEN VIN VOUT VOUT POK POK IOUT=3A IOUT=3A EN on with POK Delay VIN Power –ON VFB vs. TJ VEN vs. TJ 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 -40 -20 0 20 40 60 80 T J (° C) VEN (V) VENH VENL 0.70 0.72 0.74 0.76 0.78 0.80 0.82 0.84 0.86 0.88 0.90 -40 -20 0 20 40 60 80 T J (° C) VFB (V)

Electronics Corp. APE8981 MARKING INFORMATION ESOP-8 DFN 3x3-10L Part Number Date Code (YWWSSS) YΚLast Digit Of The Year WWΚWeek SSSΚSequence Package Code 8981MP-X YWWSSS EN Function 8981-X YWWS Part Number Date Code (YWWS) YΚLast Digit Of The Year WWΚWeek SΚSequence EN Function

Package Outline : ESOP-8 Millimeters SYMBOLS MIN NOM MAX E 5.70 6.00 6.30 D 4.70 4.95 5.20 E1 3.70 3.95 4.20 ș 0° 4° 8° L 0.30 0.80 1.30 c 0.10 0.20 0.30 A1 0.00 0.08 0.15 b 0.31 0.41 0.51 A 1.30 1.55 1.80 e P 1.65 2.13 2.60 Q 1.65 2.13 2.60 X Y Z 1.All Dimension Are In Millimeters. 2.Dimension Does Not Include Mold Protrusions. ADVANCED POWER ELECTRONICS CORP. 0.47 REF. 1.27 TYP. 3.25 REF. 0.20 REF. ˤ ˣ ˵ ˸ ˘˘˄ Ӱ

Package Outline : DFN 3x3-10L Millimeters MIN NOM MAX ˔ 0.70 0.85 1.00 ˔˄ 0.00 0.03 0.05 b 0.18 0.24 0.30 ˖ 0.195 0.203 0.211 D 2.90 3.00 3.10 ˗˄ 1.55 1.62 1.69 E 2.90 3.00 3.10 ˘˄ 2.25 2.45 2.65 e ˟ 0.35 0.43 0.50 ˡ 0.25 0.30 0.35 1.All Dimension Are In Millimeters. 2.Dimension Does Not Include Mold Protrusions. SYMBOLS ADVANCED POWER ELECTRONICS CORP. 0.5 (ref.) ˗ ˗˄ ˔˄˔ ˡ