ALC5627 REALTEK | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 49

Technical content

I2S/PCM STEREO DAC + MULTIPLE ANALOG INPUTS, HEADPHONE, AND MONO CLASS-D SPEAKER AMPLIFIER DATASHEET Rev. 1.2

26 June 2009

Track ID: JATR-1076-21 Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan www.realtek.com

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier ii Track ID: JATR-1076-21 Rev. 1.2 COPYRIGHT ©2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp. DISCLAIMER Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product de scribed in this document at any time. This document could include technical inaccuracies or typographical errors. TRADEMARKS Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners. USING THIS DOCUMENT This document is intended for the hardware and soft ware engineer’s general information on the Realtek ALC5627 Audio DAC IC. Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

REVISION HISTORY

Revision Release Date Summary 1.0 2008/11/07 Preliminary version. 1.1 2008/12/24 First release. 1.2 2009/06/26 Revised Figure 3, page 6. Revised Table 3, page 7. Revised Figure 20, page 41. Revised section 11 Mechanical Dimensions, page 42. Revised Table 50 Ordering Information, page 43.

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier iii Track ID: JATR-1076-21 Rev. 1.2 Table of Contents

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier iv Track ID: JATR-1076-21 Rev. 1.2

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 1 Track ID: JATR-1076-21 Rev. 1.2 1. General Description The ALC5627 is a highly-integrated I2S/PCM interface audio DAC with multiple input/output ports, and is designed for multimedia handheld devices. It provid es a Stereo Hi-Fi DAC for playback via the I2S/PCM interface. To reduce component count, the ALC5627 can connect to:

  • LINEIN_L/R stereo Single-Ended analog inputs that can be configured to Differential analog input
  • AUXIN_L/R stereo Single-Ended analog inputs that can be configured to Differential analog input
  • Single-Ended stereo Headphone
  • MONO Bridge-Tied Load (BTL) Speaker Multiple analog input and output pins are provided for seamless integration with analog connected wireless communication devices. Differential input/output connections effici ently reduce noise interference, providing better sound quality. Class-D amplifiers can be directly connected to an up to 2.4 Watt Mono Speaker, removing the need for an additional amplifier, further cutting both cost and required board area. The ALC5627 AVDD operates at supply voltages from 2.3V to 3.6V. DCVDD and DBVDD operate from 1.8 to 3.6V, and SPKVDD operates from 2.3 to 5V. To extend battery life, each section of the ALC5627 can be powered down individually under software control. Leakage current in maximum power saving state is less than 10µA. The ALC5627 is available in a 5x5mm ‘Green’ QFN- 32 package, making it ideal for use in handheld portable systems.

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 2 Track ID: JATR-1076-21 Rev. 1.2 2. Features „ Digital-to-Analog Converter with 100dB SNR, and –86dB THD+N at 3.3V „ Two analog stereo single-ended or one stereo differential input, LINEIN_L/R and AUXIN_L/R „ BTL (Bridge-Tied Load) Class-D Speaker output with on-chip 2.4W speaker driver (SPKVDD=5V, 4Ω load) „ Supports playback soft-mute, digital volume, digital AVC „ Stereo headphone output with on-chip 45mW headphone driver (AVDD=3.3V, 16Ω load) „ Supports pop noise suppression with external capacitor „ Speaker amplifier power supplies from 2.3V to 5V „ Digital power supplies from 1.8V to 3.6V „ Analog power and headphone power supplied from 2.3V to 3.6V „ Power management and enhanced power saving „ Internal PLL can receive wide range of clock input „ Supports sampling rate 8KHz ~ 192KHz „ Supports I2C control interface „ Supports three programmable data interfaces ‹ I2S, left justified, or DSP ‹ 16/20/24 bits word length ‹ Master or Slave clock mode „ 32-pin QFN 5x5mm package for small footprint

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 3 Track ID: JATR-1076-21 Rev. 1.2 3. System Applications „ Portable media player „ MP3 player „ Bluetooth A2DP (Advanced Audio Distribution Profile) headsets „ Portable Navigation Device (PND)

Figure 1. Block Diagram

Figure 2. Audio Mixer Path

Figure 3. Pin Assignments Green package is indicated by a ‘G’ in the location marked ‘T’ in Figure 3.

Table 1. Digital I/O Pins Table 2. Analog I/O Pins Table 3. Filter/Reference Pins

Table 4. Power/Ground Pins Table 5. Not Connected Pins

There are two type of reset operation: Power-On-Reset (POR) and Register reset. Table 6. Reset Operation Register Reset Write Reg00 Reset all registers to default values. Reset (POR) will generate an internal reset signal (POR reset ‘LOW’) to reset the whole chip. Table 7. Power-On Reset Voltage Note: The VPOR_OFF must below VPOR_ON.

MCLK. If using internal PLL as audio internal clock, set the PLL output to 512Fs. Table 8. PLL Clock Setting Table for 48K (Unit: MHz) Table 9. PLL Clock Setting Table for 44.1K (Unit: MHz)

The ALC5627 will return ‘0000h’ when odd-addressed and unimplemented registers are read. on the rising edge of BCLK (ctrl_i2s_bclk_polarity=0’b) or the falling edge (ctrl_i2s_bclk_polarity=1’b).

  • PCM/DSP mode
  • Left justified mode
  • I2S mode

Figure 7. PCM Stereo Data Mode A Format-1 (sel_i2s_data_format=10’b, ctrl_i2s_bclk_polarity=0’b)

Figure 11. Left-Justified Data Format (sel_i2s_data_format=01’b, ctrl_i2s_bclk_polarity=0’b) differential input by en_li_diff, which can only output to the HP mixer.

  • LINE_IN_L/R volume and mute are controlled by Reg0A.
  • sel_li_l_vol and sel_li_r_vol can be used to power down LINE_IN volume control.
  • LINE_IN_L is pin shared with JD1 and can be configured by sel_jd_source.
  • LINE_IN_R is pin shared with JD2 and can be configured by sel_jd_source. 7.6.2. Auxiliary Input AUXIN_L and AUXIN_R provide 2-channel stereo single- ended input that can be mixed into any analog output mixer. In addition, AUXIN_L and AUXIN_R can be configured as mono channel differential input by en_auxi_diff, which can only output to the HP mixer.
  • AUXIN_L/R volume and mute are controlled by Reg08.
  • sel_auxi_l_vol and sel_auxi_r_vol can be used to power down AUXIN_L/R volume control.

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 15 Track ID: JATR-1076-21 Rev. 1.2 7.6.3. Speaker Output SPK_OUT provides one-channel differential output and can be configured to dual single-ended output. The SPK_OUT source is selected in sel_spk_vol_in as below:

  • No Input (VMID)
  • Headphone mixer
  • Speaker mixer The ALC5627 Speaker-out supports a Class-D type amplifier. As the power voltage of SPKVDD is usually higher than AVDD, it must set Class-D V MID ratio at spk_ampd_ratio_clsd in order to extend the output level. The SPK_OUT volume and mute are controlled by Reg02. Reg3E[12]: pow_spk_vol can be used to power down Speaker output. Reg3C[14]: pow_clsd is used to power down the Class-D amplifier. SPK_OUT supports ‘Soft Volume Delay Mute’ and ‘Zero-Crossing Detect’ functions which can be enabled by Reg5C[15]:en_sp_l_dezero, Reg5C[14] :en_sp_l_softvol, Reg5C[13]:en_sp_r_dezero, and Reg5C[12]:en_sp_r_softvol. 7.6.4. Headphone Output HP_OUT_L/R provides 2-channel single-ended output. The source of HP_OUT_L/R can be selected from sel_hp_l_in & sel_hp_r_in as below.
  • VMID
  • Headphone mixer The HP_OUT_L/R volume and mute are controll ed by Reg04. Besides, Reg3E[10]: pow_hp_l_vol and Reg3E[9]: pow_hp_r_vol can be used to power down the HP output volume. HP_OUT supports ‘Soft Volume Delay Mute’ and ‘Zero-Crossing Detect’ functions which can be enabled by Reg5C[11]:en_hp_l_dezero, Reg5C[10]:en_hp_l _softvol, Reg5C[9]: en_hp_r_dezero, and Reg5C[8]:en_hp_r_softvol. HP_OUT_L/R source can be selected from DAC St ereo output (Reg1C[1]: en_dac_hp) for high quality performance playback.

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 16 Track ID: JATR-1076-21 Rev. 1.2 7.6.5. Stereo DAC The stereo DAC can be configured to different sample rates by driving 256Fs/384Fs into audio SYSCLK, and individual set to sel_i2s_bclk_ms (Reg38[12]). dac_l_vol & dac_r_vol can be used to control the DAC output volume. 7.6.6. Headphone Mixer The headphone (HP) mixer is used to drive ster eo output, including HP_OUT_L/R and SPK_OUT (P/N) (SPK_OUT_L/R). The following signals can be mixed into the headphone mixer:

  • LINE_IN_L/R (Controlled by Reg0A)
  • AUXIN_L/R (Controlled by Reg08)
  • Stereo DAC output (Controlled by Reg0C) When the SPK_OUT source is from HP mixer, SPK_OUT can be configured to stereo single-ended or mono differential output by setting spkon_source_clsd (Reg1C[15:14]). The h eadphone mixer can be powered down by setting pow_mix_hp_l (Reg3C[5]) & pow_mix_hp_r (Reg3C[4]). 7.6.7. Speaker Mixer The speaker (SPK) mixer is used to drive SPK_OUT. The following signals can be mixed into the speaker mixer:
  • LINE_IN_L/R (Controlled by Reg0A)
  • AUXIN_L/R (Controlled by Reg08)
  • Stereo DAC output (Controlled by Reg0C) Note: The speaker mixer can be powered down by setting pow_mix_spk (Reg3C[3]).

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 17 Track ID: JATR-1076-21 Rev. 1.2 7.7. Power Management The ALC5627 supports detailed Powe r Management control registers within Reg3A, 3C, and 3E. Each particular block will be active only when individual bits of Reg3A, 3C, and 3E are set to enable. 7.8. GPIO and Jack Detect (JD) Function 7.8.1. GPIO Interface The ALC5627 supports one GPIO that can be configured as Input/Output by Reg4A[3]: sel_gpio_io. When GPIO is configured as Input, The status will be indicated in Reg4A[0]:stat us_gpio_in. When GPIO is configured as Output, Reg4A[2]:sel_gpio_o_logic is used to drive GPIO to High (1’b) or Low (0’b), and the status can be read in Reg4A[0]:status_gpio_in. GPIO input polarity can be changed by setting Reg4A [1]:sel_polarity_gpio, and setting Reg48 in order to generate the interrupt (IRQ). The ALC5627 supports Jack Detect (JD1/JD2/GPIO) to switch ON/ OFF the Analog Output (Headphone Out and Speaker Out) and Mute (VMID). JD1 and JD2 can be pin-shared from LINE_IN_L/R, and are used to enable specified Analog Output configured in the Reg5A Jack Detect Control Register. In addition, GPIO can be configured to PLLOUT or IRQ_Output by setting Reg4A. 7.8.2. Interrupt Independent of GPIOs, some Intern al Event Signals (over-temperature or over-current) are handled the same as GPIO input, and can be treated as Interrupts sources. The application of an Internal Event Signal is the same as GPIO. 7.9. Headphone Depop The ALC5627 provides a headphone depop mechanism in order to eliminate the pop noise of headphone out. An external 1 µF Capacitor is required in this applicatio n. Refer to the ALC5627 Application Notes (separate document) for details.

Table 10. MX00 Software Reset Table 11. MX02 Speaker Output Volume Note: For SPKR/SPKL: 00h: 0dB attenuation. Table 12. MX04 Headphone Output Volume Note: For HPR/HPL: 00h: 0dB attenuation.

Table 13. MX08 Auxiliary Input Volume Note: For AUXIRV/AUXI LV: 00h: +12dB gain. Note: ‘*’ indicates no function when Reg-08[5] = 1’b. Table 14. MX0A LINE Input Volume Note: For NRV/NLV: 00h: +12dB gain. Note: ‘*’ indicates no function when Reg-0A[5] = 1’b.

Table 15. MX0C Stereo DAC Digital Volume Note: For PRV/PLV: 00h: +12dB gain. Table 16. MX16 Soft Delay Volume Control Time Note: SVSYNC=1/Fs, Step: -1.5dBFS.

Table 17. MX1C Output Mixer Control

Table 18. MX34 Stereo Audio Serial Data Port Control Table 19. MX38 Stereo DAC Clock Control

Table 20. MX3A Power Management Addition 1 Table 21. Headphone Drive Ability Selection

Table 22. MX3C Power Management Addition 2

Table 23. MX3E Power Management Addition 3 Note: Power speaker volume controls the Class-D speaker output. Table 24. MX40 General Purpose Control

Table 25. MX42 Global Clock Control Figure 16. Global Clock Control

Table 26. MX44 PLL M/N Code Control Table 27. MX48 Internal Status and IRQ Control

Table 28. MX4A GPIO Control Table 29. MX5A Jack Detect Control

Table 30. MX5C MISC1 Control Note: When zero cross detector is enabled, change mute volume only on zero crossing or after timeout.

Table 31. MX5E MISC2 Control Table 32. MX68 AVC Control

Table 33. MX6A Private Register Index Table 34. MX6C Private Register Data Table 35. PR21 Auto Volume Control Register 1 Table 36. PR22 Auto Volume Control Register 2

Table 37. PR23 Auto Volume Control Register 3 Table 38. PR24 Auto Volume Control Register 4 Table 39. PR25 Auto Volume Control Register 5

Table 40. PR39 Digital Internal Register Table 41. MX7C Vendor ID 1 Table 42. MX7E Vendor ID 2

  1. Electrical Characteristics

Table 43. Absolute Maximum Ratings Table 44. Recommended Operating Conditions DBVDD= 3.3V, Tambient=25°C, with 25pF external load. Table 45. Threshold Voltage

Table 46. Analog Performance Characteristics

Table 47. I2C Control Interface Timing Note: ‘*’ indicates the host must provide MCLK higher than 4MHz to the ALC5627 during I2C control interface access. If MCLK provides 128*8KHz, the I2C clock frequency only can support 100KHz. Figure 17. I2C Control Interface Waveform

Table 48. I2S Master Mode Timing Figure 18. I2S Master Mode Waveform

Table 49. I2S Slave Mode Timing Figure 19. I2S Slave Mode Waveform

software driver, Realtek should confirm modifications of application circuits. Figure 20. Application Circuits

I2S/PCM Stereo DAC + Multiple Analog Inputs, Headphone, and Mono Class-D Speaker Amplifier 42 Track ID: JATR-1076-21 Rev. 1.2 11. Mechanical Dimensions Symbol Dimension in mm Dimension in inch Min Nom Max Min Nom Max A3 0.20REF 0.008REF D/E 5.00BSC 0.197BSC e 0.50BSC 0.020BSC Note 1: CONTROLLING DIMENSION: MILLIMETER (mm). Note 2: REFERENCE DOCUMENT: JEDEC MO-220.

Table 50. Ordering Information Note: See page 6 for package and version identification.