Z86L825 ZILOG | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 79
Technical content
ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432 Preliminary Product Specification PS008808-1203 Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers
This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact: ZiLOG Worldwide Headquarters
532 Race Street
San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated. Document Disclaimer ©2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y iii Table of Contents
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y iv
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y
Features
Table 1 shows some of the features of the Z86L825/826/827 microcontrollers. Low power consumption–60 mW (typical) Three standby modes STOP—2 µA HALT—0.8 mA Low voltage Special architecture to automate both generation and reception of complex pulses or signals: One programmable 8-bit counter/timer with two capture registers and two load registers One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair Programmable input glitch filter for pulse reception Six priority interrupts Three external Two assigned to counter/timers One low battery voltage detection interrupt Low battery voltage detection with flag Programmable watch-dog/power-on reset circuits Two independent comparators with programmable interrupt polarity Table 1. Z86L825/826/827 Features
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Mask selectable 200±50% KΩ transistor pull-ups on Ports 2 and 3. Port 0 always has pull-up selected. Programmable mask options: Oscillator selection: RC oscillator versus crystal or other clock source Oscillator operational mode: normal high-frequency operation enabled or 32-KHz operation enabled Port 2: 0–7 pull-ups Port 3: pull-ups Port 0: 0–3 Mouse Mode: Normal Mode(.5VDD input threshold) versus Mouse Mode (.4VDD input threshold) General Description The Z86L825/826/827 are ROM-based members of the Z8 MCU single-chip fam- ily of IR (infrared) with 237 bytes of general-purpose RAM and 4 KB of ROM. ZiLOG’s CMOS microcontrollers offer fast executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors. The Z86L825 architecture is based on ZiLOG's 8-bit microcontroller core with an Expanded Register File to allow access to register mapped peripherals, I/O cir- cuits, and powerful counter/timer circuitry. The Z8 offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery operated hand-held applications. The register file consists of 256 bytes of RAM. It includes three I/O port registers, 16 control and status registers and the rest are General Purpose registers. Regis- ter FEh (SPH) can be used as general purpose register. The Expanded Register File consists of two additional register groups (F and D). The Z86L825 offers a new intelligent counter/timer architecture with 8-bit and 16- bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board comparators to process analog signals with separate reference voltages.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Figure 2. Functional Block Diagram P00 P01 P07 Port 0 P20 P21 P22 P23 P24 P25 P26 P27 Port 2 I/O Bit Programmable Counter/Timer 8 8-Bit Expanded Register File ROM 4/8/16K x 8 Internal Address Bus Register File 256 x 8-Bit Machine Timing and Instruction Control Counter/Timer 16 16-Bit P31 P32 P33 P34 P36 Internal Z8 Core Expanded Register Bus Power XTAL VDD VSS Register Bus Port 3 Data Bus
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Pin Description The pin assignment for the 20-pin dual in-line package (DIP)/small outline inte- grated circuit (SOIC)/shrink small outline package (SSOP) is shown in Figure 3. The pins are identified in Table 3. Figure 3. 20-Pin DIP/SOIC/SSOP Pin Assignment Table 3. 20-Pin DIP, SOIC, and SSOP Pin Identification
Description
P20-27 are bit configurable as input or output. P26 Input/Output P20-27 are bit configurable as input or output. P27 Input/Output P20-27 are bit configurable as input or output. P07 Input/Output Port 07 is configurable as input or output VDD Power Supply XTAL2 Output Crystal, Oscillator Clock XTAL1 Input Crystal, Oscillator Clock P31 Input IRQ2/Modulator input P32 Input IRQ0 P33 Input IRQ1 P34 Output T8 output P36 Output T8/T16 output P00 Input/Output Port 00,01 are configurable as input or output P01 Input/Output Port 00,01 are configurable as input or output VSS Ground P20 Input/Output P20-27 are bit configurable as input or output. P24 P23 P22 P21 P20 VSS P01 P00/Pref1 P36 P34 P25 P26 P27 P07 VDD XTAL2 XTAL1 P31 P32 P33 X86L825/826/827 DIP/SOIC/SSOP
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Absolute Maximum Ratings Table 4 lists the absolute maximum ratings for the Z86L825/826/827 microcontrol- lers. Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rat- ing conditions for an extended period may affect device reliability. P21 Input/Output P20-27 are bit configurable as input or output. P22 Input/Output P20-27 are bit configurable as input or output. P23 Input/Output P20-27 are bit configurable as input or output. P24 Input/Output P20-27 are bit configurable as input or output. Table 4. Absolute Maximum Ratings Supply Voltage (*) –0.3 +7.0 V TSTG Storage Temperature –65° +150° C TA Oper. Ambient Temperature C Notes: * Voltage on all pins with respect to GND † See “Ordering Information” on page 68. Table 3. 20-Pin DIP, SOIC, and SSOP Pin Identification (Continued)
Table 5 lists the capacitance for the Z86L825/826/827 microcontrollers. Table 5. Capacitance
Table 6 lists the direct current (DC) characteristics. Table 6. DC Characteristics
0.2 VCC
2.0 V –1
3.6 V –1
8.0 MHz
2.0 V 12
3.6 V 5
8 MHz max
- All outputs excluding P00, P01, and P36
- All outputs unloaded, inputs at rail.
- Same as note [4] except inputs at VCC.
- The VBO increases as the temperature decreases.
- Oscillator stops when VCC falls below VLV limit
- 32 kHz clock driver input
- WDT, Comparators, Low Voltage Detection, and ADC (if applicable) are disabled. The IC might draw more
current if any of the above peripherals is enabled. Table 6. DC Characteristics (Continued)
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y AC Characteristics This section discusses the alternating current (AC) characteristics. The timing dia- gram is shown in Figure 5 and described in Table 7. Figure 5. Timing Diagram Clock TIN IRQN Clock Setup Stop Mode Recovery Source
Table 7. AC Characteristics
5 TpC
- Timing Reference uses 0.9 VCC for a logic 1 and 0.1 VCC for a logic 0.
- Interrupt request through Port 3 (P33–P31).
- For internal RC oscillator.
Table 7. AC Characteristics (Continued)
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Pin Functions XTAL1 Crystal 1 (Time-Based Input) This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC net- work or an external single-phase clock to the on-chip oscillator input. XTAL2 Crystal 2 (Time-Based Output) This pin connects a parallel-resonant crystal, ceramic resonant, LC, or RC net- work to the on-chip oscillator output. Port 0 (P00,01,07) Port 0 is a 3-bit, bidirectional, CMOS-compatible port. These three I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open drain controlled by bit D2 in the PCON register. If one or both nibbles are required for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port. A mask option is available to program 0.4 VDD CMOS trip inputs on P00–P01. This allows direct interface to mouse/trackball IR sensors. Port 0 has a 200 ±50%KΩs pull-up transistor built in. See Figure 6. Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode. Note:
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Figure 6. Port 0 Configuration P00, P01 (I/O) Z86L82X MCU Open-Drain I/O VCC VCC
200 KOhms
0.4 VDD
*Mask Selectable P07 (I/O)
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Port 2 (P27–P20) Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight 200 KΩ (±50%) pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs. Port 2 also has an 8-bit input OR and an AND gate that can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode. See Figure 7. Figure 7. Port 2 Configuration Port 2 I/O Z86L82X MCU Open-Drain I/O Mask Option VCC
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Port 3 (P36–P31) Port 3 (see Figure 8) is a 5-bit, CMOS-compatible port consisting of three fixed inputs (P33–P31) and two fixed outputs (P36 and P34). Port 3 can be configured under software control for interrupt and output from the counter/timers. P31, P32, and P33 are standard CMOS inputs; P34 and P36 are push-pull outputs. Figure 8. Port 3 Configuration One on-board comparator processes analog signals on P32 with reference to the voltage on P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both Port 3 (I/O) Z86L82X MCU R247 = P3M P31 P32 P33 P34 P36 1 = Analog 0 = Digital P31 (AN1) Comp1 DIG. AN. Pref P32 (AN2) Comp1 P33 (Ref2) From Stop Mode Recovery Source of SMR IRQ2, P31 Data Latch IRQ0, P32 Data Latch IRQ1, P33 Data Latch
is performed by programming bits D5–D4 of CTR1 and bit 0 of CTR0. ister, which then generates IRQ1. inputs must be placed into digital mode. Table 8. Pin Assignments
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Figure 9. Port 3 Counter/Timer Output Configuration VDD Pad P34 MUX PCON, D0 VDD Pad P36 MUX Out 36 T8/16_Out CTR1, D0 MUX P34 Data T8_Out P31 Pref1 Comp1 CTR0, D0
consumer and battery-operated applications. vectors that correspond to the five available interrupts. The Z86L82X device has 237 bytes of RAM that make up the register file. Figure 10. Program Memory Map (32K ROM)
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y 16 banks of 16 registers per bank. These register groups are known as the ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank. An expanded register bank is also referred to as an expanded register group (see Figure 11). The upper nibble of the register pointer (Figure 12 on page 22) selects which working register group of 16 bytes in the register file, out of the possible 256, is accessed. The lower nibble selects the expanded register file bank and, in the case of the Z86L82X family, banks 0, F, and D are implemented. A 0h in the lower nibble allows the normal register file (bank 0) to be addressed, but any other value from 1h to Fh exchanges the lower 16 registers to an expanded register bank. For example, for the Z86L82X (see Figure 11): R253 RP = 00h R0 = Port 0 R1 = Port 1 R2 = Port 2 R3 = Port 3 But if: R253 RP = 0Dh R0 = CTRL0 R1 = CTRL1 R2 = CTRL2 R3 = Reserved The counter/timers are mapped into ERF group D. Access is easily performed using the following: LD RP, #0Dh ; Select ERF D for access to bank D ; (working register group 0) LD R0,#xx ; load CTRL0 LD 1, #xx ; load CTRL1 LD R1, 2 ; CTRL2→CTRL1 LD RP, #0Dh ; Select ERF D for access to bank D ; (working register group 0) LD RP, #7Dh ; Select expanded register bank D ; working register group 7 of bank 0 ; for access. LD 71h, 2 ; CTRL2→register 71h LD R1, 2 ; CTRL2→register 71h Note:
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Figure 11. Expanded Register File Architecture U U U U U U U U REGISTER POINTER RESET CONDITION REGISTER EXPANDED REG. BANK (D) REGISTER RESET CONDITION RESET CONDITION EXPANDED REG. BANK (F) REGISTER Working Register Group Pointer Z8 Register File (Bank 0) Expanded Register Bank Group Pointer Reserved Reserved EXPANDED REG. GROUP (0) REGISTER** RESET CONDITION U = Unknown * Not reset with a Stop-Mode Recovery ** All addresses are in hexadecimal † Not reset with a Stop-Mode Recovery, except Bit 0. FF FF FE FD FC FB FA (F) 0F (F) 0E (F) 0D (F) 0C (F) 0B (F) 0A (F) 09 (F) 08 (F) 07 (F) 06 (F) 05 (F) 04 (F) 03 (F) 02 (F) 01 (F) 00 (D) 0C (D) 0B (D) 0A (D) 09 (D) 08 (D) 07 (D) 06 (D) 05 (D) 04 (D) 03 (D) 02 (D) 01 (D) 00 LVD HI8 LO8 HI16 LO16 TC16H TC16L TC8H TC8L Reserved CTR2 CTR1 CTR0 U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U WDTMR Reserved SMR2 Reserved SMR Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved PCON U U U U U U U U U U U U U SPL SPH RP FLAGS IMR IRQ IPR P01M P3M P2M Reserved Reserved Reserved Reserved Reserved Reserved U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U (0) 03 (0) 02 (0) 00 U U U U U U U U U U U U
Figure 14. T8 and T16 Common Control Functions—(0D) 1H: Read/Write transmit mode from demodulation mode. disabling the counter/timers.
Figure 15. T16 Control Register—(0D) 2H: Read/Write Except Where Noted
Figure 22. Port 0 and 1 Mode Register (F8h: Write Only)
Figure 30. Register Pointer whenever the internal stack is accessed.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Counter/Timer Registers Table 9 describes the expanded register group D. HI8(D)0Bh This register (Table 10) holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 1. L08(D)0Ah This register (Table 11) holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 0HI16(D)09h. Table 9. Expanded Register Group D T8_Capture_HI 76543210 R W Captured Data No Effect
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y HI16(D)09h This register (Table 12) holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data. L016(D)08h This register (Table 13) holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data. TC16H(D)07h Table 14 describes the Counter/Timer2 MS-Byte Hold Register. Table 11. L08(D)0Ah T8_Capture_L0 76543210 R W Captured Data No Effect Table 12.HI16(D)09h Field Bit Position T16_Capture_HI 76543210 R W Captured Data No Effect Table 13.L016(D)08h Field Bit Position T16_Capture_LO 76543210 R W Captured Data No Effect Table 14.TC16H(D)07h Field Bit Position T16_Data_HI 76543210 R/W Data
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y TC16L(D)06h Table 15 describes the Counter/Timer2 LS-Byte Hold Register. TC8H(D)05h Table 16 describes the Counter/Timer8 High Hold Register. TC8L(D)04h Table 17 describes the Counter/Timer8 Low Hold Register. Table 15.TC16L(D)06h Field Bit Position T16_Data_LO 76543210 R/W Data Table 16.TC8H(D)05h Field Bit Position T8_Level_HI 76543210 R/W Data Table 17.TC8L(D)04h Field Bit Position T8_Level_LO 76543210 R/W Data
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y CTR0 Counter/Timer8 Control Register Table 18 describes the CTR0 (D)00 Counter/Timer8 Control Register. T8 Enable This field enables T8 when set (written) to 1. Single/Modulo-N When set to 0 (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to 1 (single pass), the counter stops when the terminal count is reached. Time-Out This bit is set when T8 times out (terminal count reached). To reset this bit, a 1 must be written to this location. Table 18.CTR0 (D)00 Counter/Timer8 Control Register Field Bit Position Value T8_Enable R W Counter Disabled Counter Enabled Stop Counter Enable Counter Single/Modulo-N R/W Modulo-N Single Pass Time_Out R W No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0 T8 _Clock ---43--- R/W 0 0 0 1 1 0 1 1 SCLK SCLK/2 SCLK/4 SCLK/8 Capture_INT_MASK -----2-- R/W Disable Data Capture Int. Enable Data Capture Int. Counter_INT_Mask R/W Disable Time-Out Int. Enable Time-Out Int. P34_Out R/W P34 as Port Output T8 Output on P34 Note: * Indicates the value upon Power-On Reset.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Writing a 1 is the only way to reset the Terminal Count status condition. Therefore, you must reset this bit before using/enabling the counter/timers. Care must be taken when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (demodulation mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers. For example, when the status of bit 5 is 1, a timer reset condition occurs. T8 Clock This bit defines the frequency of the input signal to T8. Capture_INT_Mask Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode. Counter_INT_Mask Set this bit to allow an interrupt when T8 has a time-out. P34_Out This bit defines whether P34 is used as a normal output pin or the T8 output. CTR1(D)01h This bit controls the functions in common with the T8 and T16. Caution: Note:
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y CTR1 Register Table 19 describes the contents of the CTR1 register. Table 19.CTR1 Register Field Bit Position Value P36_Out/Demodulator_Input R/W Transmit Mode Port Output T8/T16 Output Demodulation Mode P31 P20 T8/T16_Logic/Edge _Detect --54---- R/W Transmit Mode AND OR NOR NAND Demodulation Mode Falling Edge Rising Edge Both Edges Reserved Transmit_Submode/Glitch_Filter ----32-- R/W Transmit Mode Normal Operation Ping-Pong Mode T16_Out = 0 T16_Out = 1 Demodulation Mode No Filter
4 SCLK Cycle
8 SCLK Cycle
16 SCLK Cycle
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Mode If it is 0, the counter/timers are in the transmit mode; otherwise, they are in the demodulation mode. P36_Out/Demodulator_Input In transmit mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16. In demodulation mode, this bit defines whether the input signal to the counter/tim- ers is from P20 or P31. T8/T16_Logic/Edge_Detect In transmit mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND). In demodulation mode, this field defines which edge needs to be detected by the edge detector. Initial_T8_Out/Rising_Edge R/W R W Transmit Mode T8_OUT is 0 Initially T8_OUT is 1 Initially Demodulation Mode No Rising Edge Rising Edge Detected No Effect Reset Flag to 0 Initial_T16_Out/Falling_Edge R/W R W Transmit Mode T16_OUT is 0 Initially T16_OUT is 1 Initially Demodulation Mode No Falling Edge Falling Edge Detected No Effect Reset Flag to 0 Note: *Default upon Power-On Reset Table 19.CTR1 Register (Continued) Field Bit Position Value
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Transmit_Submode/Glitch_Filter In transmit mode, this field defines whether T8 and T16 are in the “Ping-Pong” mode or in independent normal operation mode. Setting this field to “Normal Operation Mode” terminates the “Ping-Pong Mode” operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 will force T16 to output a 1. In demodulation mode, this field defines the width of the glitch that needs to be fil- tered out. Initial_T8_Out/Rising_Edge In transmit mode, if it is 0, the output of T8 is set to 0 when it starts to count. If it is 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8_OUT is set to the opposite state of this bit. This measure ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1. In demodulation mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset it, a 1 must be written to this location. Initial_T16 Out/Falling_Edge In transmit mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output to T16 is set 1 when it starts to count. This bit is effective only in Normal or Ping-Pong mode (CTR1, D3, D2). When the counter is not enabled and this bit is set, T16_OUT will be set to the opposite state of this bit. this ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0. In demodulation mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 must be written to this location. Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16_OUT. Note:
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y CTR2 Counter/Timer16 Control Register Table 20 describes the contents of the CTR2 register. T16_Enable This field enables T16 when set to 1. Single/Modulo-N In transmit mode, when this bit is set to 0, the counter reloads the initial value when terminal count is reached. When this bit is set to 1, the counter stops when the terminal count is reached. Table 20.CTR2 (D)02h: Counter/Timer16 Control Register Field Bit Position Value T16_Enable R W Counter Disabled Counter Enabled Stop Counter Enable Counter Single/Modulo-N R/W Transmit Mode Modulo-N Single Pass Demodulation Mode T16 Recognizes Edge T16 Does Not Recognize Edge Time_Out --5----- R W No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0 T16 _Clock ---43--- R/W SCLK SCLK/2 SCLK/4 SCLK/8 Capture_INT_Mask -----2-- R/W Disable Data Capture Int. Enable Data Capture Int. Counter_INT_Mask R/W Disable Time-Out Int. Enable Time-Out Int. RESERVE Must be 0 R/W Reserved Must be 0 Note: * Indicates the value upon Power-On Reset.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y In demodulation mode, when this bit is set to 0, T16 captures and reloads on detection of all the edges. When this bit is set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see “T16 Demodula- tion Mode” on page 50. Time_Out This bit is set when T16 times out (terminal count reached). In order to reset this bit, a 1 must be written to this location. T16_Clock This bit defines the frequency of the input signal to Counter/Timer16. Capture_INT_Mask Set this bit to allow an interrupt when data is captured into LO16 and HI16. Counter_INT_Mask Set this bit to allow an interrupt when T16 times out. P35_Out This bit is reserved. This bit must be 0. Counter/Timer Functional Blocks The following are the counter/timer functional blocks: Input circuit Eight-bit counter/timer circuits (page 43) Sixteen-bit counter/timer circuits (page 49) Output circuit (page 53) Input Circuit The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5– D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 31).
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y T8 Transmit Mode Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1. If it is 1, T8_OUT is 0. When T8 is enabled, the output T8_OUT switches to the initial value (CTR1 D1). If the initial value (CTR1 D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter (see Figure 33). In Single-Pass Mode (CTR0 D6), T8 counts down to 0 and stops, T8_OUT toggles, and the time-out status bit (CTR0 D5) is set. A time-out interrupt can be generated if it is enabled (CTR0 D1). See Figure 34. In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no inter- rupt is generated. Then T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, sets the time-out status bit (CTR0 D5) and generates an interrupt if enabled (CTR0 D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level, and repeats the cycle. See Figure 35.
Figure 33. Transmit Mode Flowchart
D1), and T8 continues counting from FFh (see Figure 36 and Figure 37). Figure 36. Demodulation Mode Count Capture Flowchart
Figure 37. Demodulation Mode Flowchart
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y If D6 of CTR2 Is 1 T16 ignores the subsequent edges in the input signal and continues counting down. A time-out of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 and then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both, depending on CTR1 D5, D4) but continue to ignore subsequent edges. This T16 mode is generally used to measure mark times, the length of an active carrier signal bursts. When T16 reaches 0, it continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt time-out can be generated if enabled (CTR2 D1). Ping-Pong Mode This operation mode (see Figure 41) is only valid in transmit mode. T8 and T16 must be programmed in Single-Pass Mode (CTR0 D6, CTR2 D6), and Ping-Pong Mode must be programmed in CTR1 D3, D2. You can begin the operation by enabling either T8 or T16 (CTR0 D7 or CTR2 D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1 D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT switches to its initial value (CTR1 D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the termi- nal count, it stops, T8 is enabled again, and the whole cycle repeats. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0 D1, CTR2 D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1. Enabling Ping-Pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and then reset the status flags before instituting this operation. Note:
Figure 41. Ping-Pong Mode counter/timers reach the terminal count.
Figure 43. Interrupt Block Diagram
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y When more than one interrupt is pending, priorities are resolved by a programma- ble priority encoder controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. As a result, all subsequent interrupt are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Z86L82X interrupts are vectored through locations in the pro- gram memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommo- date polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require ser- vice. An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin. Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 22. Clock The Z86L82X on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ohms. The Z86L82X on-chip oscillator can be driven with a low-cost RC network or other suit- able external clock source. Table 22.IRQ Register IRQ Interrupt Edge IRQ2(P31) IRQ0 (P32) F F F R R F R/F R/F Notes: F = Falling Edge R = Rising Edge In stop mode, the comparators are turned off.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y The POR time is a nominal 5 ms. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, and LC oscillators). HALT HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/ timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT. STOP This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 µA or less. STOP Mode is terminated only by a reset (such as WDT time-out), POR, SMR, or external reset. This termination causes the processor to restart the application program at address 000CH. To enter STOP (or HALT) mode, you need to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To execute this action, you must execute a NOP (op code = FFH) immediately before the appropriate sleep instruc- tion. For example: FF NOP ; clear the pipeline STOP ; enter STOP Mode or FF NOP ; clear the pipeline HALT ; enter HALT Mode
expanded register 2 at Bank F, location 00, as shown in Figure 45. Figure 45. Port Configuration Register (PCON)—Write Only pull, and a 0 sets the output to open-drain. Mode Recovery (Figure 46). All bits are write only except bit 7, which is read only.
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y SCLK/TCLK Divide-by-16 Select (D0) D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal pro- cessor execution (SCLK control) and/or HALT Mode (where TCLK sources inter- rupt logic). After Stop-Mode Recovery, this bit is set to a 0. Stop-Mode Recovery Source (D2, D3, and D4) These three bits of the SMR specify the wake-up source of the STOP recovery (Figure 48 and Table 23 on page 62).
Figure 48. Stop-Mode Recovery Source
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Any Port 2 bit defined as an output drives the corresponding input to the default state to allow the remaining inputs to control the AND/OR function. Refer to “Stop-Mode Recovery Register 2 (SMR2)” on page 63 for other recover sources. Stop-Mode Recovery Delay Select (D5) This bit, if low, disables the 5-ms RESET delay after Stop-Mode Recovery. The default configuration of this bit is one. If the “fast” wake up is selected, the Stop- Mode Recovery source must be kept active for at least 5TpC. Stop-Mode Recovery Edge Select (D6) A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Z86L82X from STOP Mode. A 0 indicates Low level recovery. The default is 0 on POR. Cold or Warm Start (D7) This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device is reset other than Stop-Mode Recovery. Table 23.Stop-Mode Recovery Source SMR:432 Operation Description of Action POR and/or external reset recovery Reserved P31 transition P32 transition P33 transition P27 transition Logical NOR of P20 through P23 Logical NOR of P20 through P27 Note:
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Watch-Dog Timer Mode Register (WDTMR) The WDT is a retriggerable, one-shot timer that resets the Z8 if it reaches its ter- minal count. The WDT must initially be enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags. The POR clock source is selected with bit 4 of the WDT register. Bits 0 and 1 con- trol a tap circuit that determines the minimum time-out period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 50). This register is accessible only during the first 60 processor cycles (122 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recov- ery (Figure 50). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH. The WDTMR is organized as shown in Figure 50. Table 24.SMR2(F)0Dh: Stop-Mode Recovery Register 2 Field Bit Position Value Reserved (Must be 0) Recovery Level W Low High Reserved --5----- Reserved (Must be 0) Source ---432-- W 000* 001 010 011 100 101 110 111 A. POR Only B. NAND of P23–P20 C. NAND or P27–P20 D. NOR of P33–P31 E. NAND of P33–P31 F. NOR of P33–P31, P00, P07 G. NAND of P33–P31, P00, P07 H. NAND of P33–P31, P22–P20 Reserved Reserved (Must be 0) Notes: *Indicates the value upon Power-On Reset Port pins configured as outputs are ignored as a SMR recovery source.
Figure 50. Watch-Dog Timer Mode Register—Write Only This bit selects the WDT time period. It is configured as indicated in Table 25. cates active during HALT. The default is 1. The default on reset is 7.5 ms.
configuration of this bit is 0, which selects the RC oscillator. See Figure 51. Figure 51. Resets and WDT
5 Clock
18 Clock Reset
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Mask Selectable Options There are seven Mask Selectable Options to choose from based on ROM code requirements. These are listed in Table 26. Brown-out Voltage/Standby An on-chip Voltage Comparator checks that the VCC is at the required level for correct operation of the device. Reset is globally driven when VCC falls below VBO. A further small drop in VCC causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. Typical low-voltage power consumpion in this Low Volt- age Standby mode (ILV) is about 20 µA. If the VCC is allowed to stay above Vram, the RAM content is preserved. When the power level is returned to above VBO, the device performs a POR and functions normally. Table 26.Mask Selectable Options RC/Other RC/XTAL 32 kHz XTAL On/Off Port 20–27 Pull-Ups On/Off Port 31–33 Pull-Ups On/Off Port 3 Mouse Mode 0.4 VDD Trip On/Off
Figure 53. 20-Pin DIP Package Diagram
Figure 54. 20-Pin SSOP Package Diagram
20-Pin Low-Voltage IR Microcontrollers PS008808-1203 P R E L I M I N A R Y Customer Feedback Form Z86L825/826/827 20-Pin Low-Voltage IR Microcontrollers If you experience any problems while operating this product, or if you note any inaccura- cies while reading this product specification, please copy and complete this form, then mail or fax it to ZiLOG (see Return Information, below). We also welcome your sugges- tions! Customer Information Product Information Return Information ZiLOG System Test/Customer Support San Jose, CA 95126-3432 Fax: (408) 558-8300 Web address: www.zilog.com Problem Description or Suggestion Provide a complete description of the problem or your suggestion. If you are reporting a specific problem, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary. Name Country Company Phone Address Fax City/State/Zip email Serial # or Board Fab #/Rev # Software Version Document Number Host Computer Description/Type