DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

P RELIMINARY C USTOMER P ROCUREMENT S PECIFICATION Z86E33/733/E34 Z86E43/743/E44 CMOS Z8 OTP M ICROCONTROLLERS

FEATURES

n Standard Temperature (V CC = 3.5V to 5.5V) n Extended Temperature (V CC = 4.5V to 5.5V) n 28-Pin DIP/SOIC/PLCC Packages (E33/733/E34) 40-Pin DIP Package (E43/743/E44) 44-Pin PLCC/QFP Packages (E43/743/E44) n Software Enabled Watch-Dog Timer (WDT) n Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2 n Low-Power Consumption: 60 mW n Programmable Crystal Oscillator, EPROM Protect, RAM Protect, Auto Latch Disable, Permanent WDT,

32 KHz Oscillator, and EPROM /Test Mode Disable

n Fast Instruction Pointer: 0.6 m s n Two Standby Modes: STOP and HALT n 24/32 Input and Output Lines n Digital Inputs CMOS Levels, Schmitt-Triggered n Software Programmable Low EMI Mode n Two Programmable 8-Bit Counter/Timers Each with a 6- Bit Programmable Prescaler n Six Vectored, Priority Interrupts from Six Different Sources n Auto Latches n Auto Power-On Reset (POR) n Two Comparators n On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive GENERAL DESCRIPTION The Z86E33/733/E34/E43/743/E44 8-bit CMOS One-Time Programmable (OTP) microcontrollers are members of Zilog's Z8 single-chip microcontroller family featuring en- hanced wake-up circuitry, programmable Watch-Dog Tim- ers, Low Noise EMI options, and easy hardware/software system expansion capability. Four basic address spaces support a wide range of mem- ory configurations. The designer has easy access to regis- ter mapped peripheral and I/O circuits. For applications demanding powerful I/O capabilities, the Z86E33/733/E34 have 24 pins and the Z86E43/743/E44 have 32 pins of dedicated input and output. These lines are grouped into four ports, eight lines per port, and are config- urable under software control to provide timing, status sig- nals, and parallel I/O with or without handshake, and ad- dress/data bus for interfacing external memory. Notes: All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only). Device ROM (KBytes) RAM* (Bytes) I/O Lines Speed (MHz) Z86E33 4 237 24 16 Z86733 8 237 24 16 Z86E34 16 237 24 16 Z86E43 4 236 32 16 Z86743 8 236 32 16 Z86E44 16 236 32 16 Note: *General-Purpose

Figure 1. Functional Block Diagram

Figure 2. 40-Pin DIP Pin Configuration Table 1. 40-Pin DIP Pin Identification

1 R//W Read/Write Output

10 P07 Port 0, Pin 7 In/Output

14 XTAL2 Crystal Oscillator Output

15 XTAL1 Crystal Oscillator Input

19 P34 Port 3, Pin 4 Output

22 P35 Port 3, Pin 5 Output

23 P37 Port 3, Pin 7 Output

24 P36 Port 3, Pin 6 Output

25 P30 Port 3, Pin 0 Input

30 P02 Port 0, Pin 2 In/Output

31 GND Ground

34 P03 Port 0, Pin 3 In/Output

40 DS Data Strobe Output

and Cerdip Window Lid style packages.

Figure 3. 44-Pin PLCC Pin Configuration Table 2. 44-Pin PLCC Pin Identification

5 P03 Port 0, Pin 3 In/Output

12 NC No Connection

13 R//W Read/Write Output

22 P07 Port 0, Pin 7 In/Output

27 XTAL2 Crystal OscillatorOutput

28 XTAL1 Crystal OscillatorInput

32 P34 Port 3, Pin 4 Output

34 R//RL ROM/ROMless

36 P35 Port 3, Pin 5 Output

37 P37 Port 3, Pin 7 Output

38 P36 Port 3, Pin 6 Output

39 P30 Port 3, Pin 0 Input

44 P02 Port 0, Pin 2 In/Output

Figure 4. 44-Pin QFP Pin Configuration Table 3. 44-Pin QFP Pin Identification

5 P07 Port 0, Pin 7 In/Output

10 XTAL2 Crystal Oscillator Output

11 XTAL1 Crystal Oscillator Input

15 P34 Port 3, Pin 4 Output

17 R//RL ROM/ROMless select Input

19 P35 Port 3, Pin 5 Output

20 P37 Port 3, Pin 7 Output

21 P36 Port 3, Pin 6 Output

22 P30 Port 3, Pin 0 Input

27 P02 Port 0, Pin 2 In/Output

32 P03 Port 0, Pin 3 In/Output

39 NC No Connection

40 R//W Read/Write Output

44 P04 Port 0, Pin 4 In/Output

Figure 5. Standard Mode Table 4. 28-Pin DIP/SOIC/PLCC

9 XTAL2 Crystal Oscillator Output

10 XTAL1 Crystal Oscillator Input

16 P37 Port 3, Pin 7 Output

17 P36 Port 3, Pin 6 Output

18 P30 Port 3, Pin 0 Input

23 P03 Port 0, Pin 3 In/Output

Cerdip Window Lid style packages. Figure 6. Standard Mode

tended period may affect device reliability.

  1. This applies to all pins except XTAL pins and where otherwise noted.
  2. There is no input protection diode from pin to V
  3. Device pin is not at an output Low state.

Figure 7. Test Load Diagram

Z86E33/733/E34/E43/743/E44 CMOS Z8® OTP Microcontrollers Zilog

8 P R E L I M I N A R Y CP97DZ83300

TA = 25°C, VCC = GND = 0V, f = 1.0 MHz; unmeasured pins returned to GND. Parameter Min Max Input capacitance 0 12 pF Output capacitance 0 12 pF I/O capacitance 0 12 pF

Z86E33/733/E34/E43/743/E44 Zilog CMOS Z8® OTP Microcontrollers CP97DZ83300 P R E L I M I N A R Y 9 © 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog’s products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com

Z86E33/733/E34/E43/743/E44 CMOS Z8® OTP Microcontrollers Zilog

10 P R E L I M I N A R Y CP97DZ83300