TLE42694 INFINEON | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 29
Technical content
Low Dropout Fixed Voltage Regulator Data Sheet, Rev. 1.1, October 2008 Automotive Power
TLE42694GM PG-DSO-14 42694GM TLE42694E PG-SSOP-14 exposed pad 42694E Data Sheet 2 Rev. 1.1, 2008-10-07 TLE42694Low Dropout Fixed Voltage Regulator 1O v e r v i e w
Features
- Output Voltage 5 V ± 2%
- Ouput Current up to 150 mA
- Very Low Current Consumption
- Early Warning
- Power-on and Undervoltage Reset with Programmable Delay Time
- Reset Low Down to VQ = 1 V
- Adjustable Reset Threshold
- Very Low Dropout Voltage
- Output Current Limitation
- Reverse Polarity Protection
- Overtemperature Protection
- Suitable for Use in Automotive Electronics
- Wide Temperature Range from -40 °C up to 150 °C
- Input Voltage Range from -42 V to 45 V
- Integrated Pull-Up Resistors at Logic Outputs
- Green Product (RoHS compliant)
- AEC Qualified
Description
The TLE 42694 is a monolithic integrated low dropout voltage regulator, especially designed for automotive applications. An input voltage up to 45 V is regulated to an output voltage of 5.0 V. The component is able to drive loads up to 150 mA. It is short-circuit proof by the implemented output current limitation and has an integrated overtemperature shutdown. A reset signal is generated for an output voltage VQ,rt of typically 4.65 V. This threshold can be decreased by an external resistor divider. The power-on reset delay time can be programmed by the external delay capacitor. The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an under-voltage condition is indicated by setting the comparator’s output to low. The reset and sense output are internally connected to the output Q via a pull-up resistor. If these integrated resistors are not desired, the TLE42794 can be used instead of the TLE42694.
Data Sheet 3 Rev. 1.1, 2008-10-07 TLE42694 Overview Dimensioning Information on External Components The input capacitor CI is recommended for compensation of line influences. The output capacitor CQ is necessary for the stability of the control loop. Circuit Description The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The component also has a number of internal circuits for protection against:
- Overload
- Overtemperature
- Reverse polarity
Data Sheet 4 Rev. 1.1, 2008-10-07 2B l o c k Diagram AEB01669 Control Saturation Current andReference Trimming 20 kΩΩ k20 Amplifier Error Reference Ι D RADJ SI Q RO SO GND Figure 1 Block Diagram
Data Sheet 5 Rev. 1.1, 2008-10-07 TLE42694 Pin Configuration
3 Pin Configuration
3.1 Pin Assignment PG-DSO-8
Q ΙS Ι Figure 2 Pin Configuration (top view)
3.2 Pin Definitions an d Functions PG-DSO-8
1 I Input
for compensating line influences, a capacitor to GND close to the IC terminals is recommended
2 SI Sense Input
connect the voltage to be monitored; connect to Q if the sense comparator is not needed
3 RADJ Reset Threshold Adjust
connect an external voltage divider to adjust reset threshold; connect to GND for using internal threshold
4 D Reset Delay Timing
connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed
5 GND Ground
6 RO Reset Output
open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the reset function is not needed
7 SO Sense Output
open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the sense comparator is not needed
8 Q Output
block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance CQ and ESR in “Functional Range” on Page 9
Data Sheet 6 Rev. 1.1, 2008-10-07
3.3 Pin Assignment PG-DSO-14
Q GND SI GND RO GND Ι GND GND GND 7S O D GND RADJ Figure 3 Pin Configuration (top view)
3.4 Pin Definitions an d Functions PG-DSO-14
1 RADJ Reset Threshold Adjust
connect an external voltage divider to adjust reset threshold; connect to GND for using internal threshold
2 D Reset Delay Timing
connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed 3, 4, 5, 6 GND Ground all pins must be connected to GND
7 RO Reset Output
open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the reset function is not needed
8 SO Sense Output
open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the sense comparator is not needed
9 Q Output
block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance CQ and ESR in the table “Functional Range” on Page 9 10, 11, 12 GND Ground all pins must be connected to GND
13 I Input
for compensating line influences, a capacitor to GND close to the IC terminals is recommended
14 SI Sense Input
connect the voltage to be monitored; connect to Q if the sense comparator is not needed
Data Sheet 7 Rev. 1.1, 2008-10-07 TLE42694 Pin Configuration
3.5 Pin Assignment PG -SSOP-14 exposed pad
3LQ&RQILJB6623YVG 5$'- 6, QF *1' QF QF QF QF QF Figure 4 Pin Configuration (top view)
3.6 Pin Definitions and Functi ons PG-SSOP-14 exposed pad
connect an external voltage divider to adjust reset threshold; connect to GND for using internal threshold 2, 5, 6 n.c. not connected
3 D Reset Delay Timing
connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed
4 GND Ground
all pins must be connected to GND open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the reset function is not needed open collector output; internally linked to the output via a 20kΩ pull-up resistor; leave open if the sense comparator is not needed 9, 10, 12 n.c. not connected
11 Q Output
block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance CQ and ESR in the table “Functional Range” on Page 7 for compensating line influences, a capacitor to GND close to the IC terminals is recommended connect the voltage to be monitored; connect to Q if the sense comparator is not needed
General Product Characteristics Data Sheet 8 Rev. 1.1, 2008-10-07
4 General Product Characteristics
4.1 Absolute Maximum Ratings
-40 °C ≤ Tj ≤ 150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Max. Voltage VI, VSI -40 45 V – Voltage VQ, VRO, VSO, VD -0.3 7 V – Voltage VRADJ -0.3 7 V – Current IRADJ -10 10 mA – Junction Temperature Tj -40 150 °C – Storage Temperature Tstg -50 150 °C – Human Body Model (HBM) 2) ESD HBM Test according to AEC-Q100-002 - JESD22-A114 2) Voltage -2 2 kV – Charged Device Model (CDM) 3) ESD CDM Test according to ESDA ESD-STM5.3.1 3) Voltage -1 1 kV – Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit. Integrated protection functions are designed to prevent IC destruction under fault conditions. Fault conditions are considered as outside normal operating range. Protections functions are not designed for continuous repetitive operation. Absolute Maximum Ratings 1) 1) not subject to production test, specified by design Input, Sense Input 4.1.1 Output, Reset Output, Sense Output, Reset Delay 4.1.2 Reset Threshold 4.1.3 4.1.4 Temperature 4.1.5 4.1.6 ESD Susceptibility 4.1.7 4.1.8
Data Sheet 9 Rev. 1.1, 2008-10-07 TLE42694 General Product Characteristics
4.2 Functional Range
Pos. Parameter Symbol Limit Values Unit Conditions Min. Max. Input Voltage VI 5.5 45 V – Output Capacitor’s Requirements for Stability CQ 10 – µF 1) the minimum output capacitance requirement is appl icable for a worst case capacitance tolerance of 30% –1) ESR(CQ) – 3 Ω 2) relevant ESR value at f = 10 kHz Junction Temperature Tj -40 150 °C – –2) Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table. 4.2.1 4.2.2 4.2.3
General Product Characteristics Data Sheet 10 Rev. 1.1, 2008-10-07
4.3 Thermal Resistance
Pos. Parameter Symbol Limit Value Unit Conditions Min. Typ. Max. Junction to Soldering Point 1) not subject to production test, specified by design 1) RthJSP – 80 – K/W measured to pin 5 Junction to Ambient1) RthJA – 113 – K/W 2) Specified RthJA value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. – 170 – K/W Footprint only 3) Specified RthJA value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm3 board with 1 copper layer (1 x 70µm Cu). – 142 – K/W 300mm2 heatsink area on PCB3) – 136 – K/W 600mm2 heatsink area on PCB3) Junction to Soldering Point1) RthJSP – 27 – K/W measured to group of pins Junction to Ambient1) RthJA – 63 – K/W 2) – 104 – K/W Footprint only3) – 73 – K/W 300mm2 heatsink area on PCB3) – 65 – K/W 600mm2 heatsink area on PCB3) Junction to Soldering Point1) RthJSP – 10 – K/W measured to pin 5 Junction to Ambient1) RthJA – 47 – 2) – 145 – K/W Footprint only3) – 63 – K/W 300mm2 heatsink area on PCB3) – 53 – K/W 600mm2 heatsink area on PCB3) TLE42694G (PG-DSO-8) 4.3.4 4.3.5 4.3.6 4.3.7 4.3.8 TLE42694GM (PG-DSO-14) 4.3.9 4.3.10 4.3.11 4.3.12 4.3.13 TLE42694E (PG-SSOP-14 exposed pad) 4.3.14 4.3.15 4.3.16 4.3.17 4.3.18
Data Sheet 11 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics
5 Block Description and El ectrical Characteristics
5.1 Voltage Regulator
The output voltage VQ is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. Th e control loop stability depe nds on the outpu t capacitor CQ, the load current, the chip temperature and the poles/zeros introduced by the integr ated circuit. To ensure stable operation, the output capacitor’s capacitance and its equivalent series resistor ESR requirements given in the table “Functional Range” on Page 9 have to be maintained. For details see also the typical performance graph “Output Capacitor Series Resistor ESR(CQ) versus Output Current IQ” on Page 14. As the output capacitor also has to buffer load steps it should be sized according to the application’s needs. An input capacitor CI is strongly recommended to compensate line influences. Connect the capacitors close to the component’s terminals. A protection circuitry prevents the IC as well as the application from destruction in case of catastrophic events. These safeguards contain an output current limitation, a reverse polarity protection as well as a thermal shutdown in case of overtemperature. In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above VI = 22 V. The thermal shutdown circuit prevents the IC from imme diate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behaviour of the output voltage until the fault is remo ved. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC’s lifetime. The TLE 42694 allows a negative supply voltage. In this fault condition, small currents are flowing into the IC, increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity conditions. Bandgap Reference GND QI BlockD iagram_VoltageR egulator.vsd Saturation Control Current Limitation Temperature Shutdown CQ LOAD Supply CI Regulated Output VoltageIQII Figure 5 Voltage Regulator
Electrical Characteristics Voltage Regulator VI = 13.5 V, -40 °C ≤ Tj ≤150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Typ. Max. Output Voltage VQ 4.9 5.0 5.1 V 100 µA < IQ < 100 mA
6 V < VI < 18 V
Output Current Limitation IQ,max 150 200 500 mA VQ = 4.8V Load Regulation steady-state ∆VQ,load -30 -15 – mV IQ = 5 mA to 100 mA VI = 6 V Line Regulation steady-state ∆VQ,line – 10 40 mV VI = 6 V to 32 V IQ = 5 mA Dropout Voltage 1) measured when the output voltage VQ has dropped 100mV from the nominal value obtained at VI = 13.5V Vdr = VI - VQ Vdr – 250 500 mV IQ = 100 mA Overtemperature Shutdown Threshold Tj,sd 151 – 200 °C Tj increasing 2) not subject to production test, specified by design Overtemperature Shutdown Threshold Hysteresis Tj,sdh – 15 – °C Tj decreasing2) Power Supply Ripple Rejection2) PSRR – 70 – dB fripple = 100 Hz Vripple = 0.5 Vpp TLE42694 Block Description and Electrical Characteristics Data Sheet 12 Rev. 1.1, 2008-10-07 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8
01_VQ_TJ.VSD 4,6 4,7 4,8 4,9 5,1 5,2 -40 0 40 80 120 160 T j [°C] V Q [V] IQ = 5 mA VI = 13.5 V Data Sheet 13 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics Typical Performance Characteristics Voltage Regulator Output Voltage VQ versus Junction Temperature Tj Output Current IQ versus Input Voltage VI Power Supply Ripple Rejection PSRR versus ripple frequency fr Line Regulation ∆VQ,line versus Input Voltage Change ∆VI 02_IQ_VI.VSD 100 150 200 250 300 0 1 02 03 04 0 V I [V] IQ,max [mA] VQ = 4.8 V T j = -40 °C Tj = 25 °C T j = 150 °C 03_PSRR_FR.VSD 0,01 0,1 1 10 100 1000 f [kHz] PSRR [dB] T j =2 5° C I Q = 10 mA C Q =1 0 µ F c e r a m i c 04_DVQ_DVI.VSD 0,5 1,5 2,5 3,5 4,5 01 0 2 0 3 0 4 0 V I [V] ∆VQ,line [mV] I Q = 5 mA Tj = -40 °C Tj = 25 °C Tj = 150 °C
07_VDR_IQ.VSD 100 150 200 250 300 0 2 04 06 08 0 1 0 0 I Q [mA] V DR [mV] Tj = 150 °C Tj = 25 °C Tj = -40 °C TLE42694 Block Description and Electrical Characteristics Data Sheet 14 Rev. 1.1, 2008-10-07 Load Regulation ∆VQ,load versus Output Current Change ∆IQ Output Capacitor Series Resistor ESR(CQ) versus Output Current IQ Dropout Voltage Vdr versus Output Current IQ Dropout Voltage Vdr versus Junction Temperature Tj Typical Performance Characteristics Voltage Regulator 05_DVQ_DIQ.VSD -14 -12 -10 0 2 04 06 08 0 1 0 0 IQ [mA] ∆VQ,load [mV] VI = 13.5 V T j = -40 °C T j = 25 °C T j = 150 °C 06_ESR_IQ.VSD 0,01 0,1 100 0 50 100 150 IQ [mA] ESR(C Q ) [Ω ] C Q = 10 µF V I = 13.5 V Stable Region Unstable Region 08_VDR_TJ.VSD 100 150 200 250 300 -40 0 40 80 120 160 T j [°C] V DR [mV] I Q = 100 mA I Q = 25 mA I Q = 5 mA I Q = 100 µA
Data Sheet 15 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics
5.2 Current Consumption
Electrical Characteristics Current Consumption VI = 13.5 V, -40 °C ≤ Tj ≤ 150 °C, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Typ. Max. Current Consumption Iq = II - IQ Iq – 210 280 µA IQ = 100 µA Tj = 25 °C – 240 300 µA IQ = 100 µA Tj ≤ 85 °C – 0.7 1 mA IQ = 10 mA – 3.5 8 mA IQ = 50 mA 5.2.1 5.2.2 5.2.3 5.2.4
Current Consumption Iq versus Output Current IQ (IQ low) 09_IQ_IQ_IQLOW.VSD 0,2 0,4 0,6 0,8 1,2 1,4 1,6 0 5 10 15 20 25 IQ [mA] I q [mA] V I = 13.5 V Tj =2 5° C 10_IQ_IQ.VSD 0 20 40 60 80 100 120 I Q [mA] I q [mA] V I = 13.5 V Tj = 25 °C Current Consumption Iq versus Output Current IQ 11_IQ_VI.VSD 0 1 02 03 04 0 V I [V] I q [mA] R LOAD = 100 Ω R LOAD = 50 k Ω Current Consumption Iq versus Input Voltage VI TLE42694 Block Description and Electrical Characteristics Data Sheet 16 Rev. 1.1, 2008-10-07 Typical Performance Characteristics Current Consumption
Data Sheet 17 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics
5.3 Reset Function
The reset function provides several features: Output Undervoltage Reset: An output undervoltage condition is indicated by setting the Reset Output RO to “low”. This signal might be used to reset a microcontroller during low supply voltage. Power-On Reset Delay Time: The power-on reset delay time trd allows a microcontoller and oscillator to start up. This delay time is the time frame from exceeding the reset switching threshold VRT until the reset is released by switching the reset output “RO” from “low” to “high”. The power-on reset delay time trd is defined by an external delay capacitor CD connected to pin D charged by the delay capacitor charge current ID,ch starting from VD = 0 V. If the application needs a power-on reset delay time trd different from the value given in Item 5.3.8, the delay capacitor’s value can be derived from the specified values in Item 5.3.8 and the desired power-on delay time: CD trd new, trd with
- CD: capacitance of the delay capacitor to be chosen
- trd,new: desired power-on reset delay time
- trd: power-on reset delay time specified in this datasheet For a precise calculation also take the delay capacitor’s tolerance into consideration. Reset Reaction Time: The reset reaction time avoids that short undervoltage spikes trigger an unwanted reset “low” signal. The reset reaction rime trr considers the internal reaction time trr,int and the discharge time trr,d defined by the external delay capacitor CD (see typical performance graph for details). Hence, the total reset reaction time becomes: trr trd int, trr d,+= with
- trr: reset reaction time
- trr,int: internal reset reaction time
- trr,d: reset discharge Optional Reset Output Pull-Up Resistor RRO,ext: The Reset Output RO is an open co llector output with an integrated pull-up resistor. To improve the EMC behaviour of the component, an external pull-up resistor to the output VQ can be added. In Table “Electrical Characteristics Reset Function” on Page 21 a minimum value for the external resistor RRO,ext is given.
Block Description and Electrical Characteristics Data Sheet 18 Rev. 1.1, 2008-10-07 Reset Adjust Function The undervoltage reset switching threshold can be adjuste d according to the application’s needs by connecting an external voltage divider (RADJ1, RADJ2) at pin RADJ. For selecting the defa ult threshold connect pin RADJ to GND. When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors. With a voltage divider connected, the reset switching threshold VRT,new is calculated as follows: VRT new, RADJ 1, R+ ADJ 2, RADJ 2, with
- VRT,new: the desired new reset switching threshold
- RADJ1, RADJ2: resistors of the external voltage divider
- VRADJ,th: reset adjust switching threshold given in Table “Electrical Characteristics Reset Function” on Page 21
BlockDiagram_ResetAdjust.vsd OR Supply RO VDST Int. Supply ID,ch ID,dch VRADJ,th RADJ Control D CD Reset optionaloptional CQ VDD Micro- Controller GND RADJ,1 RADJ,2 RRO IRO IRADJ RRO,ext Data Sheet 19 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics Figure 6 Block Diagram Reset Function
t VQ t VRT VRO Tim ingD iagr am _R es et.vs t VRO, low 1 V trr,totaltrd Thermal Shutdown Input Voltage Dip tr r ,totaltrd trd t < tr r ,total trd Under- voltage Spike at output Over- load trr,total VDRL VDU t VD TLE42694 Block Description and Electrical Characteristics Data Sheet 20 Rev. 1.1, 2008-10-07 Figure 7 Timing Diagram Reset
Electrical Characteristics Reset Function VI = 13.5 V, -40 °C ≤ Tj ≤ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Typ. Max. Default Output Undervoltage Reset Switching Thresholds VRT 4.5 4.65 4.8 V VQ decreasing Reset Adjust Switching Threshold VRADJ,th 1.26 1.35 1.44 V 3.5 V ≤ VQ < 5 V Reset Adjustment Range 1) VRT is scaled linearly, in case the Reset Switching Threshold is modified 1) VRT,range 3.50 – 4.65 V – Reset Output Low Voltage VRO,low – 0.1 0.4 V 1 V ≤ VQ ≤ VRT no external RRO,ext Reset Output Internal Pull-Up Resistor to VQ RRO 10 20 40 kΩ – Optional Reset Output External Pull-up Resistor to VQ RRO,ext 20 – – kΩ 1 V ≤ VQ ≤ VRT ; VRO ≤ 0.4 V Delay Pin Output Voltage VD – – 5 V – Power On Reset Delay Time trd 17 28 39 ms CD = 100 nF Upper Delay Switching Threshold VDU – 1.8 – V – Lower Delay Switching Threshold VDL – 0.45 – V – Delay Capacitor Charge Current ID,ch – 6.5 – µA VD = 1 V Delay Capacitor Reset Discharge Current ID,dch – 70 – mA VD = 1 V Delay Capacitor Discharge Time trr,d – 1.9 3 µs Calculated Value: trr,d = CD*(VDU - VDL)/ ID,dch CD = 100 nF Internal Reset Reaction Time trr,int – 3 7 µs CD = 0 2) parameter not subject to production test; specified by design Reset Reaction Time trr,total – 4.9 10 µs Calculated Value: trr,total = trr,int + trr,d CD = 100 nF nF 2) Data Sheet 21 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics Output Undervoltage Reset 5.3.1 Output Undervoltage Reset Threshold Adjustment 5.3.2 5.3.3 Reset Output RO 5.3.4 5.3.5 5.3.6 Reset Delay Timing 5.3.7 5.3.8 5.3.9 5.3.10 5.3.11 5.3.12 5.3.13 5.3.14 5.3.15
Power On Reset Delay Time trd versus Capacitance CD 13_trd_CD.vsd 0 50 100 150 200 250 C D [nF] t rd [m s] T j = 25 °C TLE42694 Block Description and Electrical Characteristics Data Sheet 22 Rev. 1.1, 2008-10-07 Typical Performance Characteristics Power On Reset Delay Time trd versus Junction Temperature Tj 12_TRD_TJ.VSD -40 0 40 80 120 160 T j [°C] t rd [ms] C D = 100 nF
Data Sheet 23 Rev. 1.1, 2008-10-07 TLE42694 Block Description and Electrical Characteristics
5.4 Early Warning Function
The additional sense comparator provides an early warnin g function: Any voltage (e.g. the input voltage) can be monitored, an undervoltage condition is indicated by setting the comparator’s output to low. AED03049 t Sense t SI, HighV SI, LowV Input Voltage High Low Output Sense Figure 8 Sense Timing Diagram Electrical Characteristics Early Warning Function VI = 13.5 V, -40 °C ≤ Tj ≤ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Typ. Max. Sense Comparator Input
5.4.3 Sense Switching Hysteresis VSI,hy 20 90 160 mV –
5.4.4 Sense Input Current ISI -1 -0.1 1 µA –
Block Description and Electrical Characteristics Data Sheet 24 Rev. 1.1, 2008-10-07 Sense Comparator Output 5.4.5 Sense Output Low Voltage VSO,low – 0.1 0.4 V VSI < VSI,low VI > 5.5 V no external RSO,ext
5.4.6 Sense Output Internal Pull-Up
RSO,int 10 20 40 kΩ –
5.4.7 Optional Sense Output External
RSO,ext 20 – – kΩ VI > 5.5 V VSO ≤ 0.4 V Electrical Characteristics Early Warning Function VI = 13.5 V, -40 °C ≤ Tj ≤ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) Pos. Parameter Symbol Limit Values Unit Conditions Min. Typ. Max.
Data Sheet 25 Rev. 1.1, 2008-10-07 TLE42694 Package Outlines
6 Package Outlines
+0.06 0.19 0.35 x 45˚ 1)-0.24 C 8 MAX. 0.64 ±0.26 ±0.25 0.2 8xM C 1.27 +0.10.41
0.2 M A
-0.06 1.75 MAX. (1.45) ±0.070.175 B 8xB Index Marking 5-0.2 A 1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Lead width can be 0.61 max. in dambar area GPS01181 0.1 Figure 9P G - D S O - 8 You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. Dimensions in mm
1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Lead width can be 0.61 max. in dambar area -0.28.75 1) 0.64 0.19 +0.06 Index Marking 1.27 +0.100.41 0.1 14x 0.175 (1.47) ±0.07 ±0.26 0.35 x 45˚ -0.2 1.75 MAX. ±0.25 8˚MAX. -0.06
0.2 M AB
M0.2 C C B A GPS01230 TLE42694 Package Outlines Data Sheet 26 Rev. 1.1, 2008-10-07 Figure 10 PG-DSO-14
PG-SSOP-14-1,-2,-3-PO V02 1 7 14 8 14x0.25±0.05 2) M0.15 DC A-B 0.65 C Stand Off 0 ... 0.1 (1.45) 1.7 MAX. 0.08 C A B 4.9±0.11) A-BC0.1 2x 1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion Bottom View ±0.23 ±0.22.65 0.2 ±0.2 D 6 M D 8x 0.64±0.25 3.9±0.11) 0.35 x 45˚ 0.1 CD +0.06 0.19 8˚ MAX. Index Marking Exposed Diepad Data Sheet 27 Rev. 1.1, 2008-10-07 TLE42694 Package Outlines Figure 11 PG-SSOP-14 exposed pad Green Product (RoHS compliant) To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Gree n products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. Dimensions in mm
Revision History
Data Sheet 28 Rev. 1.1, 2008-10-07
7 Revision History
1.1 2008-10-07 package version TLE42694E in PG-SSOP-14 exposed pad and all related information added In “Overview” on Page 2 package graphic for PG-SSOP-14 exposed pad and product name “TLE42694E” added In Chapter 3 “Pin Assignment PG-SSOP-14 exposed pad” on Page 7 and “Pin Definitions and Functions PG-SSOP-14 exposed pad” on Page 7 added In “Thermal Resistance” on Page 10 values for TLE42694E added In “Package Outlines” on Page 25 outlines for TLE4269E added 1.0 2008-08-25 initial version data sheet
81726 Munich, Germany
© 2008 Infineon Technologies AG All Rights Reserved. Legal Disclaimer The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.