DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
Features
Tx Output Power: 29.5dBm Tx Gain: 31dBm Rx Gain: 18dB Rx Noise Figure: 2.5dB Integrated LNA with Bypass Mode
Applications
868MHz/900MHz ISM Band Application Single Chip RF Front End Module Portable Battery Powered Equipment Wireless Automatic Metering RF6509 2.7V to 3.6V Module for Integration with 900MHz Smart Energy AMI RF6509PCK-410 Fully Assembled Evaluation Board and 5 loose pieces. DS121128 Package Style: LGA, 32 pin, 8mm x 8mm x 1.2mm
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Absolute Maximum Ratings Parameter Rating Unit Overall DC Supply Voltage +5.0 V Operating Ambient Temperature -40 to +85 °C Storage Temperature -40 to +150 °C Low Noise Amplifier DC Supply Current 32 mA Input RF Power 5 dBm Power Amplifier DC Supply Current 1200 mA Input RF Power 10 dBm Transmit/Receive Switch Input RF Power 33 dBm Parameter Specification Unit ConditionMin. Typ. Max. Overall T = 25°C, PAVCC1 and PAVCC1 = 3.2V, PABIAS = 3.2V PAVREG = 2.85V, unless otherwise noted Usable Frequency Range 868 902 to 928 MHz Input Impedance 50 Input VSWR 2:1 Output Load VSWR 6:1 PA Section CW Output Power 29 29.5 dBm PA BIAS, PIN = -3 < 0 < 3dBm Small Signal Gain 29 31 dB PA BIAS, PIN = -20dBm Second Harmonic -42.5 dBc PA BIAS, POUT = 29.5dBm at ANT port Third Harmonic -72.5 dBc PA BIAS, POUT = 29.5dBm at ANT port Fourth Harmonic -42.5 dBc PA BIAS, POUT = 29.5dBm at ANT port Input VSWR 2:1 Output VSWR 6:1 Oscillations <-60dBc Power Supply Voltage 2.7 3.2 3.6 V Power Supply Current 730 850 mA PA BIAS 70 100 AV CCPA = 3.2V, PABIAS = 3.2V, PAVREG = 0V, Power Supply Current for PA VBIAS 18.0 20.0 mA Power Supply Current for PA VREG 70.0 100.0 A LNA Section HIGH GAIN MODE LNAVCC = 3.0V, LNAVREF = 3.0V, LNAVSEL = 0.0V, PABIAS = 0.0V, PAVREG = 0.0V Gain 17.5 18 18.5 dB 902MHz to 928MHz 15.5 16.5 17.5 dB 868MHz Noise Figure 2.4 3.4 dB Input IP3 7.5 9.5 12 dBm Output VSWR 1.6:1 2:1 2.4:1 Supply Current 12 mA Caution! ESD sensitive device. Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical perfor- mance or functional operation of the device under Absolute Maximum Rating condi- tions is not implied. The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended appli- cation circuitry and specifications at any time without prior notice. RoHS (Restriction of Hazardous Substances): Compliant per EU Directive 2002/95/EC.
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Parameter Specification Unit ConditionMin. Typ. Max. LNA Section (continued) LOW GAIN MODE LNAVCC = 3.0V, LNAVREF = 3.0V, LNAVSEL = 0.0V, PABIAS = 0.0V, PAVREG = 0.0V Gain -6 dB Noise Figure 6 dB Supply Current 3 mA LNAVCC Voltage 2.7 3.0 V LNAVREF Logic Level HIGH 2.7 3.0 V LNAVREF Logic Level LOW 0.0 0.3 V LNAVSEL Logic Level HIGH 1.8 3.0 V LNAVSEL Logic Level LOW 0.8 V Power Down Current 10 A LNA_EN = LOW, LNAV SEL = LOW Transceiver Switch Section Isolation TXin-PAin 25 27 dB V 1S1 = 0.0V, V2S1 = 3.0V, V3S1 = 0.0V or V1S1 = 0.0V, V2S1 = 0.0V, V3S1 = 3.0V TXin/RXout Return Loss (Thru path) -15 -14 dB V 1S1 = 0.0V, V2S1 = 3.0V, V3S1 = 0.0V and V1S2 = 0.0V, V2S2 = 3.0V, V3S2 = 0.0V TXin/RXout Return Loss (Transmit path)‘ -9 dB V 1S1 = 3.0V, V2S1 = 0.0V, V3S1 = 0.0V and V1S2 = 0.0V, V2S2 = 0.0V, V3S2 = 3.0V TXin/RXout Return Loss (Receive path) -9 dB V 1S1 = 0.0V, V2S1 = 0.0V, V3S1 = 3.0V and V1S2 = 3.0V, V2S2 = 0.0V, V3S2 = 0.0V Switch Control Logic HIGH 2.7 3.0 V Switch Control Logic LOW 0.0 0.4 V Switch Control Current 13.0 15.0 A
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Parameter Specification Unit ConditionMin. Typ. Max. Antenna Switch Section Isolation ANT-LNAin 25 27 dB V 1S2 = 0.0V, V2S2 = 3.0V, V3S2 = 0.0V or V1S2 = 0.0V, V2S2 = 3.0V, V3S2 = 0.0V ANT Return Loss (Thru Path) -15 -14 dB V 1S1 = 0.0V, V2S1 = 3.0V, V3S1 = 0.0V or V1S2 = 0.0V, V2S2 = 3.0V, V3S2 = 0.0V ANT Return Loss (Transmit Path) -9 dB V 1S1 = 3.0V, V2S1 = 0.0V, V3S1 = 0.0V or V1S2 = 0.0V, V2S2 = 0.0V, V3S2 = 3.0V ANT Return Loss (Receive Path) -9 dB V 1S1 = 0.0V, V2S1 = 0.0V, V3S1 = 3.0V or V1S2 = 3.0V, V2S2 = 0.0V, V3S2 = 0.0V Switch Control Logic HIGH 2.7 3.0 V Switch Control Logic LOW 0.0 0.4 V Switch Control Current 13.0 15.0 A
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Pin Function Description 1G N D Ground. 2R X F i l t e r Input RF output to enter the Rx filter (if used), 50 nominal impedance. 3V 2 S 2 Logic input to the Tx Switch arm 2 , selects/deselects thru path if Logic high/low respectively, see truth table. 4V 1 S 2 Logic input to the Tx Switch arm 1, selects/deselects Low Noise Amplifier if Logic high/low respectively, see truth table. 5G N D Ground. 6A N T RF output to Antenna for the Tx/thru path and RF input from Antenna for the Rx/thru path, 50 nominal imped- ance. 7G N D Ground. 8V 3 S 2 Logic input to the Tx Switch arm 3, selects/deselects PA if Logic high/low respectively, see truth table. 9N C Not connected. 10 GND Ground. 11 PA VCC2 Collector power supply for Power Amplifier. Nominal 3.6V. 12 GND Ground. 13 NC Not connected. 14 PA BIAS Power supply for the PA Bias Network. Nominal 3.6V. 15 GND Ground. 16 PA VREG Voltage set to PA Bias Level. Nomial 2.85V. 17 PA VCC1 Collector power supply for PA driver stage. Nominal 3.6V. 18 NC Not connected. 19 NC Not connected. 20 PA IN RF Input to the PA, 50 nominal impedance, needs to be connected externally to PA IN to SWITCH PIN through as short as possible 50 transmission line.
21 PA IN to
PA input to be connected to the Rx Switch through this pin, 50 nominal Impedance. 22 V2S1 Logic input to the Rx switch arm 2, selects/deselects Thru path if Logic high/low respectively, see truth table. 23 V1S1 Logic input to the Rx switch arm 1, selects/deselects PA if Logic high/low respectively, see truth table. 24 GND Ground. 25 RX OUT/TX IN Transceiver IN/OUT. 26 GND Ground. 27 V3S1 Logic input to the Rx switch arm 3, selects/deselects LNA if Logic high/low respectively, see truth table. 28 NC Not connected. 29 LNA VCC Collector power cupply for LNA. Nominal 3.0V. 30 LNA VSEL A logic low selects the high gain mode of the LNA, logic high selects the low gain mode. 31 LNA VREF Voltage to set the bias of the LNA, nominal 3.0V, can be adjusted to shut the LNA off or set the quiescent current of the LNA to desired level. 32 LNA IN RF input to LNA, nominal impedance 50, the Rx filter output should be connected to this pin, If Rx filter is bypassed, pin 2 should be connected to this pin htough an external 50 transmission line as short as possible.
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Control Logic Table SW1 SW2 LNA PA V1S1 V2S1 V3S1 V1S2 V2S2 V3S2 LNA VSEL LNA VREF LNA VCC PA VCC1 and 2 PA Bias PA VREG PATH High Low Low Low Low High High OFF OFF ON ON ON Tx path thru PA L o wH i g hL o wL o wH i g hL o wH i g hO F F O F F X * O F F O F FT x / R x T h r u p a t h with 10dB attenu- ation Low Low High High Low Low Low ON ON X* OFF OFF Rx path thru LNA (High gain mode) Low Low High High Low Low High ON ON X* OFF OFF Rx path thru LNA (Low gain mode) High indicates logic High of >2.7V and Low indicates logic Low of <0.2V. *An X means that the state of the pin doesn’t matter. 10db LNA PA RX out/TX in V3S1 V2S1 V1S1 V1S2 V2S2 V3S2 ANT
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Pin Out Package Drawing
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Evaluation Board Schematic Note: 1. If extra isolation is needed between Tx and Rx path, the filter can be used otherwise for < 50dB isolation, 50 micro- strip shoud be okay. 121110 16151413 17 26272829303132 OutputInput InputOutput N/C V2S2 V1S2 50 stripJ1 ANT V3S2 10 uF 68 pF PAVcc2 0.1 uF PAbias LNAVref LNAVsel LNAVcc V3S1 50 strip J2 RX out/TX in V1S1 V2S1 50 strip 0.1 uF 10 uF PAVcc1 0.1 uF PAVreg RX Filter RX Filter N/C N/C N/C N/C
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. PCB Design Requirements PCB Surface Finish The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3inch to 8inch gold over 180inch nickel. PCB Land Pattern Recommendation PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require so me modifications to address co mpany specific assembly pro- cesses. The PCB land pattern has been developed to accommodate lead and package tolerances. PCB Solder Mask Pattern Liquid Photo-Imageable (LPI) so lder mask is recommended. The solder mask fo otprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommoda te solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier. Thermal Pad and Via Design The PCB metal land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device. Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipa tion and electrical requirements of the device as well as accommodating routing strategies. The via pattern used for the RFMD qualification is based on thru -hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Typical Performance
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. Typical Performance
support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com. RoHS Compliant: Yes Package total weight in grams (g): 0.038 Compliance Date Code: 0547 Bill of Materials Revision: A Pb Free Category: e3 Pb Cd Hg Cr VI PBB PBDE Die 000000 Molding Compound 000000 Lead Frame 000000 Die Attach Epoxy 000000 Wire 000000 Solder Plating 000000 * DIRECTIVE 2002/95/EC OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment RoHS* Banned Material Content Bill of Materials Parts Per Million (PPM) This RoHS banned material content declaration was prepared solely on information, including analytical data, provided to RFMD by its suppliers, and applies to the Bill of Materials (BOM) revision noted above.