RF2637 RFMD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

Features

RF Micro Devices, Inc.

7628 Thorndike Road

Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com Optimum Technology Matching® Applied Si BJT GaAs MESFETGaAs HBT Si Bi-CMOS SiGe HBT Si CMOS InGaP/HBT GaN HEMT SiGe Bi-CMOS IN+ IN- GND GC VCC1 VCC2 OUT+ OUT-GAIN CONTROL RF2637 RECEIVE AGC AMPLIFIER

  • 3V Basestation Systems
  • General Purpose Linear IF Amplifier
  • Commercial and Consumer Systems
  • Portable Battery-Powered Equipment The RF2637 is a complete AGC amplifier designed for the receive section of 3V cellular and PCS applications basestations. It is designed to amplify IF signals while providing more than 90dB of gain control range. Noise Figure, IP 3, and other specifications are designed for bas- estations. The IC is manufactured on an advanced high frequency SiGe process, and is packaged in a standard miniature 8-lead plastic MSOP package.
  • Supports Basestation Applications
  • -55dB to +51dB Gain Control Range @ 85MHz
  • Single 3V Power Supply
  • -2dBm Input IP3
  • 12MHz to 385MHz Operation RF2637 Receive AGC Amplifier RF2637 PCBA Fully Assembled Evaluation Board Rev A3 040511 NOTES: 1. Shaded lead is pin 1. 2. All dimensions are exclusive of flash, protrusions or burrs. 3. Lead coplanarity: 0.002 with respect to datum "A". 0.012 6° MAX 0° MIN 0.021 + 0.004 0.006 + 0.002 0.192 + 0.008 0.0256 0.118 + 0.004 sq. 0.006 + 0.003 0.034 -A- Package Style: MSOP-8

Supply Voltage -0.5 to +7.0 V DC Control Voltage -0.5 to +5.0 V DC Input RF Power +10 dBm Operating Ambient Temperature -40 to +85 °C Storage Temperature -40 to +150 °C Parameter Specification Unit ConditionMin. Typ. Max. Overall T=25°C, 85MHz, V CC=3.0V, ZS =500Ω, ZL=500 Ω, 500Ω External Input Terminating Resistor, 500Ω External Output Terminating Resistor (Effective ZS=333 Ω, Effective ZL=250 Ω) (See Application Example) Frequency Range 12 to 385 MHz Maximum Gain +40 +51 +65 dB V GC=2.5V , 85MHz Minimum Gain -65 -55 -40 dB V GC=0.1V , 85MHz Maximum Gain +35 +45 +55 dB V GC=2.5V , 385MHz Minimum Gain -68 -58 -48 dB V GC=0.1V , 385MHz Gain Slope 57 dB/V Note 1 Gain Control Voltage Range 0 to 2.5 V DC Source impedance of 4.7k Ω Gain Control Input Impedance 30 k Ω Noise Figure 5 7.2 dB At maximum gain and 85MHz Input IP 3 -46 -40 dBm At +40dB gain, referenced to 500 Ω -2 dBm At minimum gain, referenced to 500 Ω Stability (Max VSWR) 10:1 Spurious<-70dBm IF Input Input Impedance 1 k Ω CDMA, differential Power Supply Voltage 2.7 to 3.4 V Current Consumption 6 10 15 mA Minimum gain, V CC=3.0V 7 11.5 15 mA Maximum gain, V CC=3.0V Thermal Thermal Resistance 150 °C/W Theta J-Ref 85°C Maximum Junction Temperature 90 °C Ref 85°C Note 1: Measured between a gain control voltage of 1.0V to 1.5V. Caution! ESD sensitive device. RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Pin Function Description Interface Schematic 1I N + CDMA balanced input pin. This pin is internally DC-biased and should be DC-blocked if connected to a device with a DC level other than VCC present. A DC to connection to VCC is acceptable. For single-ended input operation, one pin is used as an input and the other CDMA input is AC-coupled to ground. The balanced input impedance is 1kΩ, while the single-ended input impedance is 500 Ω. 2I N - Same as pin 2, except complementary input. See pin 1. 3G N D Ground connection. For best performance, keep traces physically short and connect immediately to ground plane. 4G C Analog gain adjustment for all amplifiers. Valid control ranges are from 0V to 2.5V. Maximum gain is selected with 2.5V. Minimum gain is selected with 0V. These voltages are only valid for a 4.7kΩ DC source impedance. 5O U T - Balanced output pin. This is an open-collector output, designed to operate into a 250Ω balanced load. The load sets the operating imped- ance, but an external choke or matching inductor to VCC must also be supplied in order to correctly bias this output. This bias inductor is typi- cally incorporated in the matching network between the output and next stage. Because this pin is biased to VCC, a DC-blocking capacitor must be used if the next stage’s input has a DC path to ground. 6O U T + Same as pin 5, except complementary output. See pin 5. 7V C C 2 Supply voltage pin. External bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. 8V C C 1 Same as pin 7. See pin 7. 700 Ω BIAS 700 Ω CDMA-CDMA+ 23.5 kΩ 15 kΩ 12.7 kΩ VCC OUT-OUT+

Evaluation Board Schematic (Download Bill of Materials from www.rfmd.com.) 5GAIN CONTROL R1: 1 kΩ CDMA- CDMA+ CDMA IF Filter ZS=500 Ω Z IN, EFF=500 Ω Z IN=1 kΩ Z S, EFF=333 Ω Measurement Reference Plane VCC OUT+ OUT- VCC R2: 500Ω Measurement Reference Plane ZLOAD=500Ω ZLOAD,EFF=250 Ω ZOUT=500 Ω 10 nF 10 nF R1 sets the CDMA balanced input impedance. The effective input impedance is then 500 Ω. R2 sets the balanced output impedance to 500 Ω. L1 and C2 serve dual purposes. L1 serves as an output bias choke, and C2 serves as a series DC block. In addition, the values of L1 and C2 may be chosen to form an impedance matching network of the load impedance is not 500 Ω. Otherwise, the values of L1 and C1 are chosen to form a parallel-resonant tank circuit at the IF when the load impedance is 500 Ω. GAIN 4.7 kΩ GAIN CONTROL 510 Ω 15 pF 15 pFL3 390nH 390nH 10 nF 4.7 kΩ 15 pF 10 nF 15 pF 10 nF 390 nH 390 nH 1 nF 50 Ω µstrip SMA OUT 50 Ω µstripJ1 SMA CDMA GC VCC2627400A 1 kΩ VCC C10 10 nF 10 nF P1-1 P1-3 VCC GND GC

Board Size 2.750" x 2.000" Board Thickness 0.031”, Board Material FR-4

Gain versus VGC Across Temperature, VCC = 3.0V, FO = 85MHz -60.0 -40.0 -20.0 0.0 20.0 40.0 60.0 VGC (V) Gain (dB) -40°C 25°C 85°C Input IP3 versus VGC Across Temperature, VCC = 3.0V -60.0 -50.0 -40.0 -30.0 -20.0 -10.0 0.0 VGC (V) Input IP3 (dBm) -40°C 25°C 85°C Noise Figure versus Frequency Across Temperature, VCC = 3.0V, VGC = 2.5V 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 Frequency (MHz) Noise Figure (dB) -40°C 25°C 85°C