RF2480_06 RFMD | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 8
Technical content
Features
RF Micro Devices, Inc.
7628 Thorndike Road
Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com Optimum Technology Matching® Applied Si BJT GaAs MESFETGaAs HBT Si Bi-CMOS SiGe HBT Si CMOS InGaP/HBT GaN HEMT SiGe Bi-CMOS Σ POWER CONTROL -45° +45° I REF Q REF GND2 GND2 GND2 LO VCC1 PD I SIG Q SIG GND1 GND1 GND1 VCC2 GND1 RF OUT RF2480 DIRECT QUADRATURE MODULATOR
- Dual-Band CDMA Base Stations
- TDMA/TDMA-EDGE Base Stations
- GSM-EDGE/EGSM Base Stations
- W-CDMA Base Stations
- WLAN and WLL Systems
- TETRA Systems The RF2480 is a monolithic integrated quadrature modu- lator IC capable of universal direct modulation for high- frequency AM, PM, or compound carriers. This low-cost IC features excellent linearity, noise floor, and over-tem- perature carrier suppression performance. The device implements differential amplifiers for the modulation inputs, 90° carrier phase shift network, carrier limiting amplifiers, two matched double-balanced mixers, sum- ming amplifier, and an output RF amplifier which will drive 50Ω from 800MHz to 2500MHz. Component matching is used to obtain excellent amplitude balance and phase accuracy.
- Typical Carrier Suppression>35dBc over temperature with highly linear operation
- Single 5V Power Supply
- Integrated RF quadrature network
- Digitally controlled Power Down mode
- 800MHz to 2500MHz operation RF2480 Direct Quadra ture Modulator RF2480 PCBA Fully Assembled Evaluation Board Rev A4 060329 NOTES: 1. Shaded lead is Pin 1. 2. All dimensions are excluding mold flash. 3. Lead coplanarity - 0.005 with respect to datum "A". 0.050 0.018 0.014 0.157 0.150 0.393 0.386 0.244 0.229 8° MAX 0° MIN 0.034 0.016 0.009 0.007 0.068 0.053 0.008 0.004 -A- Package Style: SOIC-16 RoHS Compliant & Pb-Free Product
Supply Voltage -0.5 to +7.5 V DC Input LO and RF Levels +10 dBm Operating Ambient Temperature -40 to +85 °C Storage Temperature -40 to +150 °C Parameter Specification Unit ConditionMin. Typ. Max. Carrier Input T=25°C, V CC=5V Frequency Range 800 2500 MHz Power Level -6 +6 dBm Input VSWR 4.5:1 At 900MHz unmatched 2:1 At 1800MHz unmatched 2:1 At 2500MHz unmatched Modulation Input Frequency Range DC 250 MHz Reference Voltage (V REF)3 . 0 V Maximum Modulation (I&Q) V REF±1.0 V Gain Asymmetry 0.2 dB Quadrature Phase Error 3 ° Input Resistance 30 k Ω Input Bias Current 40 μA RF Output (~800MHz) LO=800MHz, -5dBm; SSB Maximum Output Power -3 0 +2 dBm TETRA I&Q Amplitude=2V PP Over operating temperature. High-Linearity Output Power -6 -5 dBm TETRA I&Q Amplitude=1.1V PP with an ACPR of -47dBc. Over operating tempera- ture. Adjacent Channel Power Rejection -47 -52 dBc TETRA modulation applied with POUT=-5dBm. Over operating temperature. Output P1dB +2 +3 dBm Over operating temperature. IM3 Suppression -39 -40 dBc 2kHz offset (9kHz, 11kHz) at -6dBm/tone. Over operating temperature. IM5 Suppression -49 -59 dBc 2kHz offset (9kHz, 11kHz) at -6dBm/tone. Over operating temperature. IM7 Suppression -49 -71 dBc 2kHz offset (9kHz, 11kHz) at -6dBm/tone. Over operating temperature. Carrier Suppression -25 -30 dBc Unadjusted performance. Sideband Suppression -25 -30 dBc Unadjusted performance. Broadband Noise Floor -150 -145 dBm/Hz 26MHz offset with TETRA signal applied P OUT=-5dBm. Caution! ESD sensitive device. RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. RoHS marking based on EUDirective2002/95/EC (at time of this printing). However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).
Parameter Specification Unit ConditionMin. Typ. Max. RF Output (~900MHz) LO=880MHz, -5dBm; SSB Maximum Output Power 0 +4 dBm I&Q Amplitude=2V PP High-Linearity Output Power -11 dBm I&Q Amplitude=0.325V PP Carrier Suppression 50 dB T=25°C; P OUT=-11dBm (meets CDMA base station requirements); optimized I,Q DC off- sets 35 dB Over Temperature (Temperature cycled from -40°C to +85°C after optimization at T=25°C; P OUT=-11dBm) Sideband Suppression 50 dB T=25°C; P OUT=-11dBm; optimized I,Q DC offsets 35 dB Over Temperature (Temperature cycled from -40°C to +85°C after optimization at T=25°C; P OUT=-11dBm) Output Impedance 13-j:25 Ω Broadband Noise Floor -153.0 dBm/Hz At 20MHz offset, V CC=5V; Tied to V REF: ISIG, QSIG, IREF , and QREF . RF Output (~2000MHz) LO=2000MHz, -5dBm; SSB Maximum Output Power -7 -3 dBm I&Q Amplitude=2V PP High-Linearity Output Power -17 dBm I&Q Amplitude=0.325V PP Carrier Suppression 50 dB T=25°C; P OUT=-17dBm; optimized I,Q DC offsets 35 dB Temperature cycled from -40°C to +85°C after optimization at T=25°C; POUT=-17dBm Sideband Suppression 50 dB T=25°C; P OUT=-17dBm; optimized I,Q DC offsets 40 dB Temperature cycled from -40°C to +85°C after optimization at T=25°C; POUT=-17dBm Output Impedance 58-j11 Ω Broadband Noise Floor -158.0 dBm/Hz At 20MHz offset, V CC=5V; Tied to V REF: ISIG, QSIG, IREF , and QREF . Power Down Turn On/Off Time 100 ns PD Input Resistance 50 k Ω Power Control “ON” 2.8 V Threshold voltage Power Control “OFF” 1.0 1.2 V Threshold voltage Power Supply Voltage 5 V Specifications 4.5 6.0 V Operating Limits Current 50 mA Operating 25 μAP o w e r D o w n
Pin Function Description Interface Schematic 1I R E F Reference voltage for the I mixer. This voltage should be the same as the DC voltage supplied to the I SIG pin. A voltage of 3.0V is recom- mended. The SIG and REF inputs are inputs of a differential amplifier. Therefore the REF and SIG inputs are interchangeable. If swapping the I SIG and I REF pins, the Q SIG and Q REF also need to be swapped to maintain the correct phase. It is also possible to drive the SIG and REF inputs in a balanced mode. This will increase the gain. For optimum carrier suppression, the DC voltages on I REF , Q REF , I SIG and Q SIG should be adjusted slightly to compensate for inherent undesired internal DC offsets; for optimum sideband suppression, phase and signal amplitude on IREF , Q REF , I SIG and Q SIG should be adjusted slightly to compensate for inherent undesired internal off- sets. See RFMD AN0001 for more detail. 2Q R E F Reference voltage for the Q mixer. This voltage should be the same as the DC voltage supplied to the Q SIG pin. A voltage of 3.0V is recom- mended. See pin 1 for more details. 3G N D 2 Ground connection of the LO phase shift network. This pin should be connected directly to the ground plane. 4G N D 2 Same as pin 3. 5G N D 2 Same as pin 3. 6L O The input of the phase shifting network. This pin has an internal DC blocking capacitor. This port is voltage driven so matching at different frequencies is not required. 7V C C 1 Power supply for all circuits except the RF output stage. An external capacitor is needed if no other low frequency bypass capacitor is nearby. 8P D Power Down control. When this pin is "low", all circuits are shut off. A "low" is typically 1.2V or less at room temperature.When this pin is "high" (VCC), all circuits are operating normally. If PD is below VCC, out- put power and performance will be degraded. Operating in this region is not recommended, although it might be useful in some applications where power control is required. 9R F O U T RF Output. This pin has an internal DC blocking capacitor. At some fre- quencies, external matching may be needed to optimize output power.10 GND3 Ground connection for the RF output stage. This pin should be con- nected directly to the ground plane. 11 VCC2 Power supply for the RF output amplifier. An external capacitor is needed if no other low frequency bypass capacitor is near by.
12 GND1 Ground connection for the LO and baseband amplifiers, and for the
mixers. This pin should be connected directly to the ground plane. 13 GND1 Same as pin 12. 14 GND1 Same as pin 12. 425 Ω 425 Ω 100 Ω100 Ω I REFI SIG 425 Ω 425 Ω 100 Ω100 Ω Q REFQ SIG LO 200 Ω PD VCC RF OUT
Pin Function Description Interface Schematic 15 Q SIG Baseband input to the Q mixer. This pin is DC-coupled. Maximum out- put power is obtained when the input signal has a peak to peak ampli- tude of 2V; for highly linear operation, the input signal (and output power) must be reduced appropriately. The recommended DC level for this pin is 3.0V. The peak minimum voltage on this pin (V REF - peak modulation amplitude) should never drop below 2.0V. The peak maxi- mum voltage on this pin (VREF + peak modulation amplitude) should never exceed 4.0V. See pin 1 for more details. 16 I SIG Baseband input to the I mixer. This pin is DC-coupled. Maximum output power is obtained when the input signal has a peak to peak amplitude of 2V; for highly linear operation, the input signal (and output power) must be reduced appropriately. The recommended DC level for this pin is 3.0V. The peak minimum voltage on this pin (V REF - peak modulation amplitude) should never drop below 2.0V. The peak maximum voltage on this pin (VREF + peak modulation amplitude) should never exceed 4.0V. See pin 1 for more details. 425 Ω 425 Ω 100 Ω100 Ω Q REFQ SIG 425 Ω 425 Ω 100 Ω100 Ω I REFI SIG Σ POWER CONTROL -45° +45° 100 nF VCC 100 nF 100 nF PD LO IN IREF I SIG Q SIG VCC 100 nF RF OUT 100 nF QREF
Evaluation Board Schematic Σ POWER CONTROL 100 nF P1-1 100 nF P1-1 P2-1 100 nF LO IN RF OUT I SIG Q SIG 2480400- 50 Ω μstrip 50 Ω μstrip 50 Ω μstrip 50 Ω μstrip -45° +45° NC GND P1-1 VCC P2-1 REF GND NC
Board Size 1.510” x 1.510” Board Thickness 0.031”, Board Material FR-4