PL1085-XXXF3 CYSTEKEC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 4

Technical content

Features

z Dropout Voltage 1.3V at 3A Output Current. z Fast Transient Response. z Extremely Tight Line and Load Regulation. z Current Limiting and Thermal Protection. z Standard 3-Pin Power Packages.

Description

The PL1085-XXXF3 is a low dropout three terminal regulator with 3A output current capability. The output voltage is guaranteed to be at maximum of 1.3V with the maximum output current. Its low dropout voltage and fast transient response make it ideal for low voltage microprocessor applications. Current limit and thermal protection provide protection against any overload condition that would create excessive junction temperatures.

Applications

z Mother Board I/O Power Supplies. z Microprocessor Power Supplies. z High Current Regulator. z Post Regulator for Switching Supply. Typical Application Circuit TO-263 VREF Vin=5V V out=3.3V 10μF 125Ω 205Ω 10μF ADJ Adjustable Voltage Regulator GND VREF=VOUT-VADJ=1.25V(typ) VOUT=VREF(1+R1/R2)+IADJ ×R2 IADJ=55µA(typ.) (1) C1 needed if device is far away from filter capacitors. (2)C2 required for stability. 10μF C1 10μF Fixed Voltage Regulator V out=3.3V Vin=5V

CYStech Electronics Corp. Spec. No. : C540F3 Issued Date : 2003.06.25 Revised Date : Page No. : 2/4 PL1085F3 CYStek Product Specification

Ordering Information

Device Output V oltage Device Output V oltage PL1085-AdjF3 Adjustable PL1085-3.0F3 3.0V PL1085-1.5F3 1.5V PL1085-3.3F3 3.3V PL1085-1.8F3 1.8V PL1085-3.5F3 3.5V PL1085-2.5F3 2.5V PL1085-5.0F3 5.0V PL1085-2.85F3 2.85V Absolute Maximum Ratings Thermal Resistance Junction to Ambient (Assume no ambient airflow, no heatsink) …………………………… 60°C /W Electrical Characteristics (Vin=5V , Io=10mA,Tj=25℃,unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units VREF Reference V oltage Tj=25°C 1.238 1.250 1.262 V V o Output V oltage PL1085-1.5 PL1085-1.8 PL1085-2.5 PL1085-2.85 PL1085-3.0 PL1085-3.3 PL1085-3.5 PL1085-5.0 1.48 1.78 2.47 2.82 2.97 3.26 3.46 4.95 1.50 1.80 2.50 2.85 3.00 3.30 3.50 5.00 1.52 1.82 2.53 2.88 3.03 3.34 3.54 5.05 V Adj : 2.65V≤Vin≤7V ,Tj=25℃ ∆Vo Line Regulation Fix : 1.4+V out≤Vin≤7V - 0.015 0.2 % ∆Vo Load Regulation 10mA ≤Io≤3A,Tj=25℃ - - 0.6 % Is Current Limit Vin-V out=1.5V 3 - - A IAdj Adjust Pin Current 2.65V≤Vin≤7V - 55 90 μA ∆IAdj Adjust Pin Current Change 2.65V≤Vin≤7V , 0°C≤Tj≤125°C - 0.2 5 μA Ts Temperature Stability Io=0.5A, 0°C≤Tj≤125°C - 0.5 - % IL Minimum Load Current 0°C≤Tj≤125°C - 5 10 mA VN RMS Output Noise(% of V out) 10Hz≤f≤10KHz,Tj=25℃ - 0.003 - % RR Ripple Rejection Ratio Vin-V out=3V , f=120Hz, Cout=25μF 60 72 - dB VD Dropout V oltage ∆V out , ∆VREF=1%, 10mA≤Io≤3A 0°C≤Tj≤125°C - 1.2 1.3 V

CYStech Electronics Corp. Spec. No. : C540F3 Issued Date : 2003.06.25 Revised Date : Page No. : 3/4 PL1085F3 CYStek Product Specification Block Diagram ADJ GND VOUT VIN 55μA VREF 1.25V Current Amp. Thermal Limit Current Limit For fixed voltage device

CYStech Electronics Corp. Spec. No. : C540F3 Issued Date : 2003.06.25 Revised Date : Page No. : 4/4 PL1085F3 CYStek Product Specification TO-263 Dimension *:Typical E 0.1600 0.1900 4.06 4.83 α 1 - - 6° 8 ° F 0.0450 0.0550 1.14 1.40 α 2 - - 6° 8 ° G 0.0900 0.1100 2.29 2.79 α 3 - - 0° 5 ° H 0.0180 0.0290 0.46 0.74 Notes : 1.Controlling dimension : millimeters. 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material. 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office. Material :

  • Lead : 42 Alloy ; solder plating
  • Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0 Important Notice:
  • All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
  • CYStek reserves the right to make changes to its products without notice.
  • CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
  • CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance. A B C D 123 K L J G H F E 2 α 1 α 2 α 3 I Style : Pin 1.Adj(GND) 2.Vout(TAB) 3.Vin 3-Lead Plastic Surface Mounted Package CYStek Package Code : F3 Marking : 1085-XXX