FX407A CMLMICRO | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
FX407A - FX407S - FX507A - FX507S - FX607N 5-Tone Sequential Code Transceivers for Selective Call Systems Obsolete Product Publication D/407/507/607/2 March 1984 . ublication arcl - For Information Only - Features @ Programmed Frequencies @ Digital Tone Filters @ Direct Decimal Coding @ Sinewave Output e Constant Bandwidth @ Group Call Facility @ Operates in High Noise « Automatic Transpond Facility Conditions Rx Rx © Reset Rx input dy negli G— ss FX507A components Q——— Fritters Logic ©) Group initiate , “psu: (FX607N * oun tese FS tr eneste Fig. 1 Functional Schematic These MOS/LSI monolithic circuits are fully CCIR tones, the FX507A & S are programmed for ZVEI operational 5-tone sequential code decoders/encoders, tones and the FX607N is programmed for NATEL designed for use in selective calling systems using tones. The ‘S’ versions of the 407/507 can decode International Frequency Standards. Each device input tones of unequal lengths. incorporates tone filters and tone generator circuits on Careful attention has been paid to operation of the chip and is pre-programmed to the II tone frequencies tone decoders under high noise signalling conditions specified by the appropriate standard. A 12th and specially developed digital filtering techniques are frequency is included which allows group calling employed which permit operation under adverse signal functions to be carried out using groups of 10, 100 or to noise ratios. The filter circuits have a constant 1000 receivers. The FX407A & S are programmed for bandwidth over a wide dynamic signal range.
ira 5s l(Ue Zz > ° i ey L£ ag sg 3 8 3 aa veo = a rs] 2) — Oot = Cc % a Se o c2 <a 3 G C% Wy wo ~ o@ ww 4 of sm om : x oo > 5 Ny ba Oo re) HF CO vO rj Fe not + g [a] fe) o > zee ac§ og? Cat e QB 2 aoU OoFe 35 2 ol|F ZF ER Soon oY! jf#ou > a oO Ia) og Oo = o w o co az ee; wes ES = Sw] [& ve gt eS ave @®ss > 588 Se Foes g Os N o. a aed Oot io) 2s 0} Ww
2 EE 2 w
[S) a) o Zz wo ~ eo o 28 % geflo 8 @)e2 ' o (0) a 2 4 z £ a g Zou Sov g 5 2 Soy a 2 fo) 5G ouG © 2c 2 « oO Boo roo os 3 b > quo Oo 5o2 l\\lge = NA 5 z g 2 |= 8 zz =S!1 18 2 iS § lad oF Si. = Cc = — . 3 BE e no © eo xs WwW WwW + oa se os 2 = wo ° cm Q E O45 G8 09 oe ay ay oO} 2 5 ww az e 3 ~ 4% = > a na wi o © Ou ou yn ® OQOCOEOEQOOQEOLHO OHOOOO © © © a a a ~ - w Eo NO +TMHOnrwonmnoeroAZARZAR SS % ro) uv a uw a on a HP? a € 3 oa FO —~Z2 3 i x OuUEg owd z¥ 56 8 Qs a25 Saaz aa5 o> Ke) Ww SIMPLIFIED BLOCK SCHEMATIC
Code programming is performed by external pin linking (direct decimal coding) and up to 100,000 codes can be programmed in this manner. Coding can be varied for receive and transmit functions and facilities are included for automatic transponding of a reply code, on receipt of the correct Address. When transmitting tones, the device generates a pseudo-sinewave consisting of incrementally stepped output levels. The output waveform has a low harmonic content and is suitable for direct modulation of transmitters. A call number (Address code) is programmed by linking the Digit Sequence switches, $1 thro’ $5, to the required Tone Digit Select inputs, 0 thro’ 9. A choice of 2, 3, 4 or 5 tone call numbers may be programmed. A common code, or different codes, can be programmed for receive and transmit functions. The decoder gate period, i.e. the maximum time allowed for receipt of consecutive digits in the Address code, is set to the required value by components RS CS. On receipt of the preset code, the decoder Address output is switched ON. The switch is latched ON until manually reset by open circuiting the Reset pin, alternatively, connecting a resistor/ capacitor to the Reset pin causes automatic turn-off after a predetermined time has elapsed. In transmit mode, the programmed code is sent once for each TX Enable input instruction (1+0 logic level). Tones are transmitted in uninterrupted sequence until! the code is completed, the duration of each tone being set by components RT CT. Each code transmission is preceded by an adjustable delay interval, set by components RD CD, to allow special user timing rules to be met. By permanently grounding (VSS) the TX Enable pin, automatic transpending is obtained. i.e. the encoder section transmits each time the decoder receives the correct address. No transpond occurs when a Group code is received. 5-tone Group calling is obtained by connecting the output of a F X-105 single tone filter switch, tuned to the 12th tone ‘G’, to the Group Initiate logic input. Provided the input code contains the correct first two digits of the Address, inclusion of the ‘G’ tone at appropriate points in the remaining digits activates decoders in groups of 10, 100 or 1,000. Decode and encode tone frequencies are obtained by dividing a high frequency clock (VCO) which is locked to a multiple of a low frequency reference (VCM). The Tone Digit Select inputs are logic gates which insert correct division factors for the selected tone, absolute accuracy is determined by the VCM. VCM Timing Components Ro. Ct G84 100Ka 722Ko Co 2 ; . iE + ve Period (T’ref) = 0.7 R’0 C’0 (sec) 0-O1MFD . ne Standard T’ ref for CCIR & ZVEI tones = 0.788 milliseconds. Standard T’ ref for NATEL tones = 1.055 milliseconds
The F X-407, 507 and FX-607 are similar circuits differing in the internal division factors selected by the Digit Select inputs. The tone frequency index of each type is given below. Peele Ts pe [7 [els [wlalelele [ey jor] +f 2t>3 te >st>se ]7tetstotric] 12008] 1278 | 1357 1638 18563 | 1983 | 2113 | 2401 Type FX-507 based on ZVE.I. tone frequencies. Hz, [10575 1402 16655 | 1828 | 2001 | 2203 | 2403 | 2601 | 2796 Type FX-607 based on NATEL tone frequencies [i [ot [oor [70 [ase | or [row [1200 [ von6 [iar [veo | v005 [08 | CODE TIMING The decoder Gate period (Gp), encoder Tone period (Tp) and TX Delay (Td) are adjustable between a few milliseconds and several seconds by selection of RS CS, RT CT and RD CD. Ifa function is not required, e.g. TX Delay = zero, use minimum specified RC values. Do not delete components, Or circuit may latch-up. Code Timing Components Period = ‘K’RC (seconds) R Tone Period: where K = 0.6, R = RT, C=CT -ve Rx Gate Period: where K = 0.65, R = RS, C=CS C Tx Delay Period: where K = 0.65, R= RD, C = CD > ve (R =Meg-ohms C= MFD) Component values for standard CC!IR/ZVEI/NATEL timing are listed below, values are for Gp = 2Tp and Td = Gp, where Tp = 100mS (FX-407) and 70mS (FX-507 & 607) For most applications, component tolerances of +/— 5% are suitable. For ‘S’ versions Gp = Tp. Tp (Tone period) RT =360KQ CT =0.47MFD RT =360KQ CT =0.33MFD Gp (Gate period) RS =680KQ CS =0.47MFD RS =680KQ CS =0.33MFD Td (TX Delay) RD =680K2 CD =0.47MFD RD =680KQ2 CD =0.33MFD Component limits: R = >100KQ <5MQ C= >100pfd <5.0MFD
’ Control Detect Rin Amplifier Comparetor Chin © 1 23 w2 BL Signal igna a [—}+-€9 + - Rb =yDD vss C2A C2B C3A C38 Components: C’ in = 0.01 MFD 10%, R’ in = 330 KQ 10%, R’b= 330KQ 10% C2A = C2B = 470pfd 10% each. C3A = C3B = 0.01 MFD 10% each. (Use up to 0.1MFD 10% each in high noise conditions) R’in C2 and R'in C3 form sampling integrators. Increasing C3 increases filter Q(higher broadband noise rejection) but gives an increased response time. Increased tone amplitude reduces response time. Values stated for 0.1V to 1V RMS and standard tone lengths. OUTPUT SWITCHES (Address and Group O/P’s Pins 23 & 24) yop OFF ~— —--voD Note: E VDD Open drain xternal Vout = -——— configuration Lj Load RL allows outputs to Op; R’on be linked for MOST, in ON wired-OR operation. vss Fae —Vvss R’onz StKa T° out=10mA max. OUTPUTS RESET (Common reset for Address & Group O/P’s) MONOSTABLE (T’on = 0-65 RC sec) MANUAL A’ MANUAL ‘8’ vob T....: OD R 1000 pfd IMA eset >100K: | | | circuits Reset yoo > 2 10K 5) : n/c “ Ron w3Kn MOST vss Reset N/C VSS Outputs ON / vss (Outputs OFF at power-up) at power-up (Outputs OFF at power-up) TX ENABLE 4 vDD To Aux.RX/TX Relay [o TX Delay + Code 100KA ' TX Logic ra
6 R‘on
‘0 t : 1X Instruct —4RN/o 33Ka TX Seized 2 vss VSS
R2 = 100KQ 5% R3=22KQ 5% a] cé C6 =68pfd 5% (100pfd 5% for 607N) mu '> Nominal VCO frequency is ~ 156 KHz M.0.ST. mo > Note: Keep pin wiring short. vss SLEW RATE vDO Error between VCO and VCM _ frequency ratio is integrated in ertory R1 C1, and read out to correct VCO. RC too small causes fl frequency instability, RC too large VCO Gi) causes slow shift to next tone. “T * (Ri) read U Nominal values: R1 = 100KQ 10% terror C1 C1 = 0.022MFD 10% VSS Note: Keep pin wiring short. VGG PUMP VGG G8) D1/D2 1N4148 or similar. G6) VDD C4 2 0.22MFD 10% D275 C5 2 0.01MFD 10% (1) 4 Pump ensures adequate supply cs volts for high speed circuits at inimum VDD. _— ek minim JUUUL 33) 3 Note: Do not load VGG externally 156kKHZ NS VGG G8) Alternative pump circuit ensures operation if VDD drops to (0) VDD approximately 9V. 4 ra TR1 — 2N3906 or similar TR2 — 2N3904 or similar @) q z _ 6 @) vss
600 /f b— 3 —> VoD. 62) 232°2V ° bias at VDD TS =12-5V t a SF vss Note: Output goes to bias level during TX delay CODE PROGRAMMING INTERNAL PIN CIRCUITS DIGIT SELECT INPUTS DIGIT SEQUENCE SWITCHES tea NE SWITCHES (Tones 0 thro 9,R.G.) (S1 thro’ S4) (s5) ' VDD vod \\ 1 Pins | 100Ka Pins | ! | ]s00Kn 4-15 16*19 “Last 20) Digit MOST. Signal” ' \\ -— ; MOST ]F— vss vss (Select =Logic ‘0° < —3-0v) (MOST Switches: Rionx 3Kn) EXAMPLES OF CODING LINKS covew T2006 4; 2rirofissess[3s5 | Si—Ss—P 123465112345 /1232 5 12345 biibi dee dbase iy ype DIGITS—-|| 209 6 & 21R 0 156 9 3.6 5 [Note [Pa (3) Notes (1) For consecutive repeat digits use repeat (R) tone, e.g. 39999 is coded 39ROR. (2) f S5 digit common to other code digit, use diode in S5 link. ‘Last digit’ armed when S5 is at ‘0’ level, therefore direct link shortens code. (3) For intended short codes, link S5 direct to last digit. For 2 tone, link S5 to $2; 3 tone, S5 to S3; 4 tone, S5 to S4. Unused switches left disconnected. (4) Long external links are permitted without affecting frequency calibration, but limit external pin capacity to 5,000pfd max to avoid tone select delays. (5) Selecting two or more digits simultaneously may give incorrect frequency.
CODE FORMAT & TIMING ‘A’ & ‘N’ VERSIONS (Logic ‘1’ = near VDD. Logic ‘0’ = near VSS) DECODER OPERATION TONE DETECTED reap GATE TIMING ent) EEDA ADDRESS OUTPUT OFF ON a | L_ SA J $5 Se ET ENCODER OPERATION TX INSTRUCT x o ULL TX DELAY (Pin 27) <n TONE PERIOD (Pin EL so o¢ LE $2 TT re es rr TRANSPOND _ OPERATION INPUT TONES GATE TIMING ae <—6p_y TX ENABLE = © - — Fe OUTPUT TONES | 1 [2] 3
CODE FORMAT & TIMING ‘S’ VERSION (Logic 1 = near VDD Logic 0 = near VSS) DECODER OPERATION INPUT TONES Lit 2{[3 [415 } TONE DETEC ™—— 9m GATE TIMING (pin ELL ADDRESS OUTPUT races Cael ee $2 L_] $3 L_] S4 L_J $5 LS STABILITY CHARACTERISTICS 10-7 "wot frequency woe lane O94 at 20°C 07 “le of frequency Mk aoe 08. | 6 06 06. O68 rDev 05. oe of TYPICAL 03. 0: ice 1 33 o ~h -20 oO 20. 40 60 80 100 120° “01 i git -30. 100. iL 120 130. 40 ~15.0 0:3. -0: “ou eaabet. SHoWiug: GuTeur FAEQUENCY “04. GRAPH “SHOWING VARIATIONS OF FREQUENCY 0-5. Vs TEMPERATURE ae Vs SUPPLY VOLTAGE i “06
clin @3) ADDRESS 0/P FX £07/507/607
1 Qt) GROUP 0/P
nput YW! Codes @1) 4 (Pulse into Pin 21) vob af fl | tok t Cin oy iceueeaue ea Fx-105 |@) ‘ol 1000 pf ie Tone seeelved | Wi (FX-105. tuned to 'G’ tone} oystoem: at P1n®. When an input code contains a ‘G’ tone, the F X-105 switches ON and the 1+0 edge is coupled to the Group Initiate input (pin 21) of the 407/507/607. This causes the 407/507/607 to change from the Address code programmed, to an internal Group programme for the remaining digits of the input code. If the Group code is correctly completed, the Group output of the 407/507/607 switches ON. The Group Initiate input is effective only if the correct first two digits of the Address code have been received. The Group Initiate input is disabled during transmit mode, a Group call is transmitted by encoding the ‘G’ tone via the Digit Select inputs. EXAMPLES OF GROUP CALLING ACTIVATES RECEIVERS CODED:| GROUPS OF: | 0/P SWITCHED 25784 25784 only | 1 ADDRESS | 2578G 25780 ————» 25789 10 GROUP T CALIBRATION PROCEDURE Conditions: VDD = 12.5V, T’'AMB = 20+/—5°C, no input signals. (1) Programme code 6XXXX (F X-407), or 5SXXXX (F X-507/607), where ‘X’ is any convenient digit. (2) Apply VDD. Wait several seconds, then connect shorting link across CT. (3) Press TX Enable button and read frequency at TX output. Signal is a continuous tone. (4) Adjust R’O until frequency is exactly 1541Hz (FX-407), 1530Hz (F X-507), or 941Hz (FX-607). (5) Remove CT shorting link. Calibration completed for all channels, RX and TX.
EXTERNAL COMPONENT CONNECTIONS cS C6 nA VY | O1 02 (-ve supply) © VOD ] | eb | R2 ® OE C4 [ Jes R3 ©) 68) 600.0. 1+@© +> 2») ® Ro co | C28 ae. 12 | C2A +O OH vss |(+ve supply) TONE © TX O/P | DIGIT 6—b—G) SELECT Rin | Cin Lup Neus | 7—>-© oes tip_lswaye , ) @ C3A C38 o—r{3) @)*R'S C'S(Rx Gate Period) R—p(1d) @* R'D C'D(Tx Delay Period) 6—>5) Q@)*RT CT (Tone Period) SEQUENCE SWITCHES $3 4—_(8) @-——+ Address Output $54—(0) @)—<— Group Initiate Input *See code timing components
Max. ratings. Failure to observe may result in device damage Storage temperature range ee ee ee ee ee ee ee ee ee ee 55°C to +1267 C Characteristics NOTE: Due to AC signal coupling either supply polarity may be ‘ground’. Supply : Vs voltage Operating range 12 Vv Supply . i | current Total, excluding external loads mA | Signal Tone amplitude range [oos| | 1.0 ' Vrms.) | input Signal + noise amplitude [| _2.0 | Vir.ms.)| | Signal to Operating S/N for specified < noise ration, |_Code timing (in receive mode). Noise BW Use longer tones and = 3kHz increase R’in. C3 Bw Bandwidth 100% decode 3 % (407A/s) OdB i/p | Bandwidth 0% decode % | | +24dB i/p | | BW | Bandwidth 100% decode ; 4 % (507A/S) OdB i/p Bandwidth | 0% decode % +24 cB i/p BW Bandwidth 100% decode 4 % (607N) OaB i/p Bandwidth | 0% decode % +24dB i/p | S Frequency ee s_vssupply %/% stability _| IP Wansmit 8 reosive [0.005| 0.075| °C | PACKAGE DETAILS {Not to scale) (50-8mm ‘ (2-0) . oconnoono og aonaannnonnoy 1) 40 21 , (0-6) (0-3) (15-2mm)P ey (7-6mm) a t ° 20 f Coos (0-1”) Spot denotes PIN 1, or figure 1 printed on case, (2:5mm) CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change said circuitry.