FX306 CMLMICRO | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

CML Semiconductor Products PRODUCT INFORMATION FX306 audio Fitter Array Publication D/306/6 July 1994 Features/Applications @ Cellular Radio Audio Processing @ Chip Enable Powersave to NMT TACS AMPS Specification Feature 7“~ Low Group Delay Distortion @ Low-Power CMOS Process @ Switched Capacitor Filters @ Choice of Package Styles @ On-Chip Uncommitted Amplifier @ Few External Components @ Xtal Controlled @ Single 5-Volt Supply XTAL/CLOCK LOWPASS 2 OUTPUT Yoo —> 6 1 a | | | | = BANDPASS/LOWPASS INPUT bw ~ ~~ ~ “> a FX306 6h Orr “aTeoROER cu ENABLE Cowpess Fter HIGHPASS FILTER Loweass 1 Nout Loweass 1 ourrut 6TH ORDER COWPASS FILTER BIAS INPUT 3 AMPLIFIER OUTPUT INVERTING AMPLIFIER INPUT Fig. 1 Internal Block Diagram Brief Description The FX306 is a low-power CMOS switched may be used for any specific applications capacitor filter array designed to meet the such as, pre-emphasis, de-emphasis, NMT TACS and AMPS audio processing buffering etc. An on-chip oscillator uses a specifications. The device consists of: 1 MHz Xtal and provides all reference clocks (1) a 3.4 kHz lowpass filter. for the switched capacitor filters via a divider (2) a 300 Hz—3.4 kHz bandpass filter chain. Alternatively an external clock maybe (lowpass filter identical to that of (1) in used. series with a highpass filter). The chip enable feature is used to disable the (3) an uncommitted amplifier. filter sections and the amplifier, thus reducing The two 6th order lowpass filters provide a current consumption. low group delay distortion path. The amplifier

Pin Number Function . Pranele 1 1 ‘Amp OIP: Uncommitted amplifier output. 2 2 Ves: Negative Supply. 3 6 LP (2) O1P: Buffered output from the intermediate lowpass filter (Bandpass arrangement). 4 7 Chip Enable: Internally pulled to Vp. A logic ‘0’ applied to this input will disable all filters (powersave mode). 5 8 Xtal: 1 MHz Xtal O/P. Inverting output of on-chip oscillator. 6 9 XtaliClock: 1. MHz Xtal I/P or externally derived clock can be injected into this |/P. Input to on-chip inverting oscillator. 7 " LP (1) O1P: Output of separate lowpass filter. 8 12 Vest Negative Supply. 8 13 LP) UP: Input of separate lowpass filter. 10 “4 Vest ‘Negative Supply. " 7 BP UP | LP (2) UP: Bandpass /lowpass filter (2) input. 2 18 Bias: Veg/2 Bias Pin. Externally decoupled by C, and Cy. (See Fig 2, Note 1.) 13 20 BP OIP: Bandpass filter output. 1“ 2 Bias: 1/P: Connect externally to ‘Bias’ pin. 15 23 Amp WP: Uncommitted inverting amplifier input. 16 24 Voo! Positive Supply. FX306LG_ Pin numbers 3, 4, 5, 10, 15, 16, 19, 22 are not connected.

Yo A, Vy (PRIMED -+-- SEE tot NoTe3 t t AMPLIFIER va 241 6 ! ot or tsee | [Component References Yo te can we feauporenve fares H oan OwPAss 2 ~— 1 po Value Tolerance u BIAS I/P i] R IM = 10% ani 5 or 30) roy R, (See note 3) " BANDPASS O/P c, Bp 20% CHIP ENABLE 407) FX306P (20 13, ' ' c | ow cy 1 c, Oty nae se 09) 2 |_ 8S ke | oty ves (Is | BANDPASS 1/P Se] Ss | 8.1 (See more so inn bE " ce {See note 2, 3) XTAL/CLOCK, Hy at LOWPASS 1 z or 700 vw 10 [Ye | notes: | 1. Bias may be decoupled to Vss and AS ai or H Voo using Cy, Cx when input signals ' are referenced to the bias pin. ' For input signals referenced to Vss, ' decouple Bias to Vs using C, only. 2. Use Cy, when input signals are Yu referenced to Vis, t0 decouple Voo. 3. Use R, to assist decoupling of high (FX006.6 SHOWN IN BRACKET) frequency power supph nase Ie Cy Fig.2 External Component Connections ‘yokcaty S00us! i BANDPASS S o o DEVIATION 0 LOwPass . FIUTER tire FUren e « unr ‘MODULATOR Fig. 3A Schematic Diagram showing a Typical Cellular sotMe St ioeBaND Radio Transmit Audio Processing Arrangement SIGNALS DATA (a) (8) 1 (cy (D) 1B (Fy ! 1 | 1 | 6 pour 6 roue |

1 LOWPASS: LOWPASS 1

| ame | | | L Bias FX306 J Fig. 38 The FX306 used in the above application

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied. ‘Supply voltage -0.3V to 7.0V Input voltage at any pin (ref Vsg = OV) = 0.3V to (Vpp + 0.3V) Output sink/source current (total) 20mA Operating Temperature: FX306LG/P -30°C to +70°C Storage Temperature: FX306LG/P -40°C to +85°C Maximum device dissipation: all versions 100mw Operating Limits All characteristics measured using the following parameters unless otherwise specified: Voo = 5V, Tamb = 25°C, @ = IMHz, Aff = 0, fin = TkHz. SS Characteristics See Note Min Typ Max Unit SSS Static Characteristics Supply voltage 45 6 5.5 v Supply current (Enabled) - 35 mA Supply current (Disabled) — 800 uA Input impedance (Filters & Amplifier) 100 ~ ko Output impedance (Filters) - 3 ko Output impedance (Amplifier open loop) - 800 Q Output impedance (Amplifier closed loop) - 6 a Input logic ‘1’ 350 = - v Input logic ‘0" - - 15 v Dynamic Characteristics Signal input dynamic range LP 1 40 4B BP 1 40 4B Cut off frequency (—3dB) LP 3400 Hz HP 260 Hz Group Delay (900—2100Hz) LP 30 60 us BP 60 “s Noise and Distortion Lp 2 4% dB sinad BP 2 35 B sinad Passband ripple (400—3000Hz) 2 4B absolute Lowpass attenuation f> 4kHz 3 10 4B F> 6kHz 3 35 4B Highpass attenuation F< 200Hz 3 15 4B Insertion loss f = 1kHz 0) 4B Inverting Amplifier Open loop gain 3 30 4B Gain bandwidth product 1 MHz Note: 1. For 20d sinad (psophometrically weighted) 2. ~6dBm input (psophometrically weighted) 3. Relative to 1kHz 100mV rms input level

me (peewenenel area ul a me Sanan a wove 1000 He 000 He Fig. 4 FX306 Typical Filter Response Curves | Pe Cee -o ea | SSS S SESE ERSTE E ini ESE I REE RE LE SS SSSS STATS TSE TRH aia hea Mi AN Ad

0 ESeeczccere tie tuiminiduiue guealaaea PERBee eee eee a

Be noes ssi HMMA MMi MSE eae ed Pe BESS ay Peete Se ecceetetucvimluunn ani ooo eee a er Ge Pepe fir ptt rN PE i Ge

3 EE ee Eo eee

s bee ete ee | | Le ; FS ae — Mitae ear eee rc ey wuevany exeeetel at tnat aona [ee | Sooes ee) ei | « ett Sees Se a ee: | [Seeeeeenes a eect becuse at Pe ce niu tueseseritei ta ra | Eee BE | Fig. 5 FX306 Typical Group Delay Characteristics

Package Outlines Handling Precautions ‘The FX306 is available in the package styles outlined The FX306 is a CMOS LSI circuit which includes input below. Mechanical package diagrams and specifications _ protection. However precautions should be taken to are detailed in Section 10 of this document. Prevent static discharges which may cause damage. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top. FX306LG 24-pin quad plastic encapsulated FX306P = 16-pin plastic DIL (P3) bent and cropped (L1) NOT TO SCALE NOT TO SCALE Aaa, a > 7} - — a ZA " f ° LA < ZAN\\\\S 8 \\ ~4 \\ Max. Body Length —10.25mm Max. Body Length 19.24 mm

Ordering Information

FX306LG = 24-pin encapsulated bent and cropped (L1) FX306P 16-pin plastic DIL (P3) ‘CML doe not assume any responsibil for he use of any circutry described. No circu patent licences are impliod and GML reserves the right at any ime wihout notice to change the sal circuit.