DTA114EA3 CYSTEKEC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

  • Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors (see equivalent circuit).
  • The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input. They also have the advantage of almost completely eliminating parasitic effects.
  • Only the on/off conditions need to be set for operation, making device design easy.
  • Complements the DTC114EA3 Equivalent Circuit Outline Absolute Maximum Ratings (Ta=25°C) Parameter Symbol Limits Unit Supply V oltage V CC -50 V Input V oltage V IN -40~+10 V IO -50 mA Output Current IO(max) -100 mA Power Dissipation Pd 400 mW Junction Temperature Tj 150 °C Storage Temperature Tstg -55~+150 °C TO-92 DTA114EA3 R1=10kΩ , R2=10 kΩ IN(B) : Base OUT(C) : Collector GND(E) : Emitter G O I

CYStech Electronics Corp. Spec. No. : C252A3 Issued Date : 2003.09.29 Revised Date : Page No. : 2/6 DTA114EA3 CYStek Product Specification Electrical Characteristics (Ta=25°C) Parameter Symbol Min. Typ. Max. Unit Test Conditions VI(off) - - -0.5 V V CC=-5V , IO=-100µA Input V oltage VI(on) -3 - - V V O=-0.3V , Io=-10mA Output V oltage V O(on) - - -0.3 V I O/II=-10mA/-0.5mA Input Current I I - - -0.88 mA V I=-5V Output Current I O(off) - - -0.5 µA V CC=-50V , VI=0V DC Current Gain G I 30 - - - V O=-5V , IO=-5mA Input Resistance R 1 7 10 13 kΩ - Resistance Ratio R 2/R1 0.8 1 1.2 - - Transition Frequency f T - 250 - MHz V CE=-10V , IC=-5mA, f=100MHz * * Transition frequency of the device

CYStech Electronics Corp. Spec. No. : C252A3 Issued Date : 2003.09.29 Revised Date : Page No. : 3/6 DTA114EA3 CYStek Product Specification Characteristic Curves Current Gain vs Output Current 100 1000 0 . 111 0 1 0 0 Output Current---IO(mA) Current Gain---GI Vo = 5V Output Voltage vs Output Current 0.01 0.1 11 0 1 0 0 Output Current---IO(mA) Output Voltage---VO(ON)(V) Io / Ii = 20 Input Voltage vs Output Current(ON characteristics) 0.1 100 0.1 1 10 100 Output Current---IO(mA) Input Voltage---VI(ON)(V) Vo = 0.3V Output Current vs Input Voltage(OFF characteristics) 0.01 0.1 0 0.5 1 1.5 2 2.5 3 Input Voltage---VI(OFF)(V) Output Current---IO(mA) VCC = 5 V Power Derating Curve 100 150 200 250 300 350 400 450 0 50 100 150 200 Ambient Temperature---TA(℃) Power Dissipation---PD(mW)

CYStech Electronics Corp. Spec. No. : C252A3 Issued Date : 2003.09.29 Revised Date : Page No. : 4/6 DTA114EA3 CYStek Product Specification TO-92 Dimension *: Typical D 0.0142 0.0220 0.36 0.56 α 1 - *5° - *5° F 0.1323 0.1480 3.36 3.76 α 3 - *2° - *2° Notes: 1.Controlling dimension: millimeters. 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material. 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office. Material:

  • Lead: 42 Alloy ; solder plating
  • Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0 DTA114E Marking: A D B C I α 1 E F α 2 α 3 GH Style : Pin 1.GND(Emitter) 2.OUT(Collector) 3.IN(Base) 3-Lead TO-92 Plastic Package CYStek Package Code: A3

CYStech Electronics Corp. Spec. No. : C252A3 Issued Date : 2003.09.29 Revised Date : Page No. : 5/6 DTA114EA3 CYStek Product Specification TO-92 Taping Outline Millimeters DIM Item Min. Max. A Component body height 4.33 4.83 D Tape Feed Diameter 3.80 4.20 D1 Lead Diameter 0.36 0.53 D2 Component Body Diameter 4.33 4.83 F1,F2 Component Lead Pitch 2.40 2.90 F1,F2 F1-F2 - ±0.3 H Height Of Seating Plane 15.50 16.50 H1 Feed Hole Location 8.50 9.50 H2 Front To Rear Deflection - 1 H2A Deflection Left Or Right - 1 H3 Component Height - 27 H4 Feed Hole To Bottom Of Component - 21 L Lead Length After Component Removal - 11 L1 Lead Wire Enclosure 2.50 - P Feed Hole Pitch 12.50 12.90 P1 Center Of Seating Plane Location 5.95 6.75 P2 4 Feed Hole Pitch 50.30 51.30 T Over All Tape Thickness - 0.55 T1 Total Taped Package Thickness - 1.42 T2 Carrier Tape Thickness 0.36 0.68 W Tape Width 17.50 19.00 W1 Adhesive Tape Width 5.00 7.00 - 20 pcs Pitch 253 255 H2AH2AH2H2 D2 A H W L P F1F2 D1 D T

CYStech Electronics Corp. Spec. No. : C252A3 Issued Date : 2003.09.29 Revised Date : Page No. : 6/6 DTA114EA3 CYStek Product Specification Important Notice:

  • All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
  • CYStek reserves the right to make changes to its products without notice.
  • CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
  • CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.