BDA4601_18 BEREX | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 14

Technical content

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex.

  1. Device performance _ measured on a BeRex Evaluation board Kit at 25°C, 50 Ω system, VDD=+3.3V
  2. All data has PCB insertion loss de-embedded

Table 1. Electrical Specifications1

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. Table 3. Absolute Maximum Ratings Operation of this device above any of these parameters may result in permanent damage.

1 HBM : Human Body Model (JEDEC JESD22-A114)

2 CDM : Charged Device Model (JEDEC JESD22-C101)

1 Normal mode : connect pin 12 to GND to enable internal negative voltage generator

2 Bypass mode : Do not want to use negative voltage generator, supply a negative voltage to Vss_EXT(Pin12) for bypass and disable internal negative voltage generator. Table 2. Recommended operating Condition

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. Table 4. Pin Description Figure 3. Pin Configuration(Top View)

1 D5 Parallel Control Voltage Inputs, Attenuation control bit 16dB

2 RF11 RF1 port (Attenuator RF Input)

3 SERIN Serial interface data input

4 CLK Serial interface clock input

5 LE Latch Enable input

12 VSS_EXT 2/ GND External VSS negative voltage control or ground

13 P/S Parallel/Serial Mode Select. For parallel mode operation, set this pin to low. For serial mode operation, set this pin to Hig h. This pin can also be used as an input because the design is bidirectional. RF2 is dc -coupled and matched to 50 Ω.

15 D4 Parallel Control Voltage Inputs, Attenuation control bit 8dB

16 D3 Parallel Control Voltage Inputs, Attenuation control bit 4dB

17 D2 Parallel Control Voltage Inputs, Attenuation control bit 2dB

19 D1 Parallel Control Voltage Inputs, Attenuation control bit 1dB

  1. Connect VssEXT (pin 12, VssEXT = GND) to enable internal negative voltage generator

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. Figure 4. Serial Mode Resister Timing Diagram Table 8. Truth Table for Serial Control Word face, which is selectable via P/S pin(Pin13). control input pins (1, 15, 16, 17, 19, 20) must be grounded. Table 5. 6-Bit Serial Word Sequence Table 7. Serial Interface Timing Specifications face is activated when P/S is set to HIGH. the attenuator value from changing if LE is kept High (see Figure 4 and Table 8). Table 6. Mode Selection

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. strength and overall board thickness of approximately 1.55mm. mechanical switch (P/S), and several header & switch.

  • Connect directly the Evaluation INTEFRACE board USB port(J3) to PC
  • Set the direction of P<->S Switch to S direction
  • Set the D0~D5,LE switch to the central position.
  • Operate the 0~31.5dB attenuation state in GUI and then control the DSA Latched Parallel Control Mode
  • Connect directly the Evaluation INTEFRACE board USB port(J3) to PC
  • Set the direction of P<->S Switch to P direction
  • Set the D0~D5,LE switch to the middle position.
  • Operate the 0~31.5dB attenuation state in GUI and then control the DSA Direct Parallel Control Mode
  • Set the direction of P<->S Switch to P direction
  • Set LE switch to the LOW Position
  • For the setting to attenuation state, D0~D5 switches can be combined in manually pro- gram, refer to Table 8. Please refer to user manual for more detailed operation method of BDA4601 EVK.

Figure 30. BDA4601 EVK

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. Figure 31. Evaluation Board Schematic Diagram Figure 33. Evaluation Board PCB Layer Information 50Ω Figure 32. Evaluation Board PCB Layout Information 50Ω Table11. Bill of Material - Evaluation Board

3 R1,R2 2 10k ohm RES, 0402, CHIP, ±5%

4 R3,R4 2 NC

5 R5,R6,R7,R16,R17 5 0 ohm RES, 0402, CHIP, ±5%

6 C41 1 10 uF TANTAL 3216 10UF 16V

7 J1,J2 2 CON SMA END LAUNCH

8 U1 1 Chip DSA, BDA4601 QFN4x4 24L

Note: 1. C2 and C3 should be placed near the device.

Specifications and information are subject to change and products may be discontinued without notice. BeRex is a trademark o f BeRex. Figure 36. Tape & Reel

2 N 9 6 F

Figure 37. Package Marking Proper ESD procedures should be followed when handling this device. and testing devices must be observed.