62C1024L

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 11

Technical content

Integrated Silicon Solution, Inc. — 1-800-379-4774 1 Rev. E 11/26/03 IS62C1024L ISSI Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

DESCRIPTION

The ISSI IS62C1024L is a low power,131,072-word by 8-bit CMOS static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices. When CE1 is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels. Easy memory expansion is provided by using two Chip Enable inputs, CE1 and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory. The IS62C1024L is available in 32-pin plastic SOP and TSOP (type 1) packages. FUNCTIONAL BLOCK DIAGRAM 128K x 8 LOW POWER CMOS STATIC RAM

FEATURES

• High-speed access time: 35, 70 ns  Low active power: 450 mW (typical)  Low standby power: 150 µW (typical) CMOS standby  Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications  Fully static operation: no clock or refresh required  TTL compatible inputs and outputs  Single 5V (±10%) power supply A0-A16 CE1 OE WE 128K x 8 MEMORY ARRAYDECODER COLUMN I/O CONTROL CIRCUIT GND VDD I/O DATA CIRCUIT I/O0-I/O7 CE2 DECEMBER 2003

2 Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. E 11/26/03 IS62C1024L ISSI TRUTH TABLE Mode WEWEWEWEWE CE1CE1CE1CE1CE1 CE2 OEOEOEOEOE I/O Operation V DD Current Not Selected X H X X High-Z I SB 1, ISB 2 (Power-down) X X L X High-Z I SB 1, ISB 2 Output Disabled H L H H High-Z I CC Read H L H L D OUT ICC Write L L H X D IN ICC PIN CONFIGURATION 32-Pin SOP PIN DESCRIPTIONS A0-A16 Address Inputs CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input OE Output Enable Input WE Write Enable Input I/O0-I/O7 Input/Output VDD Power GND Ground OPERATING RANGE Range Ambient Temperature VDD Commercial 0°C to +70°C 5V ± 10% Industrial –40°C to +85°C 5V ± 10% PIN CONFIGURATION 32-Pin TSOP (Type 1) NC A16 A14 A12 I/O0 I/O1 I/O2 GND VDD A15 CE2 WE A13 A11 OE A10 CE1 I/O7 I/O6 I/O5 I/O4 I/O3 ISSI 62C1024L A11 A13 WE CE2 A15 VDD NC A16 A14 A12 OE A10 CE1 I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0

Integrated Silicon Solution, Inc. — 1-800-379-4774 3 Rev. E 11/26/03 IS62C1024L ISSI ABSOLUTE MAXIMUM RATINGS (1) Symbol Parameter Value Unit VTERM Terminal Voltage with Respect to GND –0.5 to +7.0 V TSTG Storage Temperature –65 to +150 °C PT Power Dissipation 1.5 W IOUT DC Output Current (LOW) 20 mA Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. CAPACITANCE (1,2) Symbol Parameter Cond itions Max. Unit CIN Input Capacitance V IN = 0V 6 pF COUT Output Capacitance V OUT = 0V 8 pF Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: T A = 25°C, f = 1 MHz, VDD = 5.0V. DC ELECTRICAL CHARACTERISTICS (Over Operating Range) Symbol Parameter Test Conditions Min. Max. Unit VOH Output HIGH Voltage V DD = Min., IOH = –1.0 mA 2.4 — V VOL Output LOW Voltage V DD = Min., IOL = 2.1 mA — 0.4 V VIH Input HIGH Voltage 2.2 V DD + 0.5 V VIL Input LOW Voltage(1) –0.3 0.8 V ILI Input Leakage GND ≤ VIN ≤ VDD Com. –2 2 µA Ind. –10 10 ILO Output Leakage GND ≤ VOUT ≤ VDD Com. –2 2 µA Ind. –10 10 Notes: 1. VIL = –3.0V for pulse width less than 10 ns.

4 Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. E 11/26/03 IS62C1024L ISSI READ CYCLE SWITCHING CHARACTERISTICS (1) (Over Operating Range) -35 -70 Symbol Parameter Min. Max. Min. Max. Unit tRC Read Cycle Time 35 — 70 — ns tAA Address Access Time — 35 — 70 ns tOHA Output Hold Time 3 — 3 — ns tACE 1 CE1 Access Time — 35 — 70 ns tACE 2 CE2 Access Time — 35 — 70 ns tDOE OE Access Time — 10 — 35 ns tLZOE(2) OE to Low-Z Output 0 — 0 — ns tHZOE (2) OE to High-Z Output 0 10 0 25 ns tLZCE1(2) CE1 to Low-Z Output 3 — 10 — ns tLZCE2(2) CE2 to Low-Z Output 3 — 10 — ns tHZCE (2) CE1 or CE2 to High-Z Output 0 10 0 25 ns Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a. 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested. POWER SUPPLY CHARACTERISTICS (1) (Over Operating Range) -35 ns -70 ns Symbol Parameter Test Conditions Min.Max. Min. Max. Unit ICC VDD Dynamic Operating VDD = Max., CE = VIL Com. — 100 — 70 mA Supply Current I OUT = 0 mA, f = fMAX Ind. — 110 — 80 ISB1 TTL Standby Current V DD = Max., Com. — 10 — 10 m A (TTL Inputs) V IN = VIH or VIL, CE1 ≥ VIH, Ind. — 15 — 15 or CE2 ≤ VIL, f = 0 ISB2 CMOS Standby V DD = Max., Com. — 500 — 500 µA Current (CMOS Inputs)CE1 ≤ VDD – 0.2V, Ind. — 750 — 750 CE2 ≤ 0.2V, VIN ≥ VDD – 0.2V, or VIN ≤ 0.2V, f = 0 Note: 1. At f = fMAX , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

Integrated Silicon Solution, Inc. — 1-800-379-4774 5 Rev. E 11/26/03 IS62C1024L ISSI DATA VALID tAA tOHA tOHA tRC DOUT ADDRESS AC WAVEFORMS READ CYCLE NO. 1 (1,2) AC TEST CONDITIONS Parameter Unit Input Pulse Level 0V to 3.0V Input Rise and Fall Times 5 ns Input and Output Timing 1.5V and Reference Level Output Load See Figures 1a and 1b AC TEST LOADS Figure 1a. Figure 1b. 480 Ω 100 pF Including jig and scope 255 Ω OUTPUT 480 Ω 5 pF Including jig and scope 255 Ω OUTPUT

6 Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. E 11/26/03 IS62C1024L ISSI WRITE CYCLE SWITCHING CHARACTERISTICS (1,3) (Over Operating Range, Standard and Low Power) -35 -70 Symbol Parameter Min. Max. Min. Max. Unit tWC Write Cycle Time 35 — 70 — ns tSCE 1 CE1 to Write End 25 — 60 — ns tSCE 2 CE2 to Write End 25 — 60 — ns tAW Address Setup Time to Write End 25 — 60 — ns tHA Address Hold from Write End 0 — 0 — ns tSA Address Setup Time 0 — 0 — ns tPWE (4) WE Pulse Width 25 — 50 — ns tSD Data Setup to Write End 20 — 30 — ns tHD Data Hold from Write End 0 — 0 — ns tHZWE (2) WE LOW to High-Z Output — 10 — 25 ns tLZWE (2) WE HIGH to Low-Z Output 3 — 5 — ns Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a. 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested. 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write. 4. Tested with OE HIGH. Notes: 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE1 = VIL, CE2 = VIH. 3. Address is valid prior to or coincident with CE1 LOW and CE2 HIGH transitions. READ CYCLE NO. 2 (1,3) tRC tOHAtAA tDOE tLZOE tACE1/tACE2 tLZCE1/ tLZCE2 tHZOE HIGH-Z DATA VALID tHZCE ADDRESS OE CE1 CE2 DOUT

Integrated Silicon Solution, Inc. — 1-800-379-4774 7 Rev. E 11/26/03 IS62C1024L ISSI WRITE CYCLE NO. 2 (CE1CE1CE1CE1CE1, CE2 Controlled)(1,2) Notes: 1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write. 2. I/O will assume the High-Z state if OE = VIH. AC WAVEFORMS WRITE CYCLE NO. 1 (WEWEWEWEWE Controlled)(1,2) DATA-IN VALID DATA UNDEFINED tWC tSCE1 tSCE2 tAW tHA tPWE (4) tHZWE HIGH-Z tLZWEtSA tSD tHD ADDRESS CE1 CE2 WE DOUT DIN HIGH-ZDATA UNDEFINED DATA-IN VALID tWC tSCE1tSA tHA tSCE2 tPWE (4) tAW tHZWE tSD tHD tLZWE ADDRESS DIN CE1 CE2 WE DOUT

8 Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. E 11/26/03 IS62C1024L ISSI DATA RETENTION SWITCHING CHARACTERISTICS Symbol Parameter Test Condition Min. Typ. Max. Unit VDR VDD for Data Retention See Data Retention Waveform 2.0 5.5 V IDR Data Retention Current V DD = 3.0V, CE1 ≥ VDD – 0.2V Com. — 45 250 µA Ind. — 60 400 tSDR Data Retention Setup Time See Data Retention Waveform 0 — ns tRDR Recovery Time See Data Retention Waveform tRC —n s DATA RETENTION WAVEFORM ( CE1CE1CE1CE1CE1 Controlled) DATA RETENTION WAVEFORM (CE2 Controlled) VDD CE1 ≥ VDD - 0.2V tSDR tRDR VDR CE1 GND 4.5V 2.2V Data Retention Mode VDD CE2 ≤ 0.2V tSDR tRDR VDR 0.4V CE2 GND 4.5V 2.2V Data Retention Mode

Integrated Silicon Solution, Inc. — 1-800-379-4774 9 Rev. E 11/26/03 IS62C1024L ISSI ISSI Integrated Silicon Solution, Inc.

2231 Lawson Lane

Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com

ORDERING INFORMATION

Commercial Range: 0°C to +70°C Speed (ns) Order Part No. Package

35 IS62C1024L-35Q Plastic SOP

35 IS62C1024L-35T TSOP, Type 1

70 IS62C1024L-70Q Plastic SOP

70 IS62C1024L-70T TSOP, Type 1

Industrial Range: –40°C to +85°C Speed (ns) Order Part No. Package

35 IS62C1024L-35QI Plastic SOP

35 IS62C1024L-35TI TSOP, Type 1

70 IS62C1024L-70QI Plastic SOP

70 IS62C1024L-70TI TSOP, Type 1

PACKAGING INFORMATION ISSI Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. C 06/13/03 Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this speci fication and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services desc ribed herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. 450-mil Plastic SOP Package Code: Q (32-pin) D SEATING PLANE Be C N A E L α S MILLIMETERS INCHES Symbol Min. Max. Min. Max. No. Leads 32 A — 3.00 — 0.118 A1 0.10 — 0.004 — B 0.36 0.51 0.014 0.020 C 0.15 0.30 0.006 0.012 D 20.14 20.75 0.793 0.817 E 13.87 14.38 0.546 0.566 E1 11.18 11.43 0.440 0.450 e 1.27 BSC 0.050 BSC L 0.58 0.99 0.023 0.039 α 0° 10° 0° 10° S — 0.86 — 0.034 Notes: 1. Controlling dimension: inches, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

PACKAGING INFORMATION ISSI Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. C 06/13/03 Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Plastic TSOP-Type I Package Code: T (32-pin) D SEATING PLANE Be C N E AS H L α Notes: 1. Controlling dimension: millimeters, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane. MILLIMETERS INCHES Symbol Min. Max. Min. Max. No. Leads 32 A — 1.20 — 0.047 A1 0.05 0.25 0.002 0.010 B 0.17 0.23 0.007 0.009 C 0.12 0.17 0.005 0.007 D 7.90 8.10 0.311 0.319 E 18.30 18.50 0.720 0.728 H 19.80 20.20 0.780 0.795 e 0.50 BSC 0.020 BSC L 0.40 0.60 0.016 0.024 α 0° 8° 0° 8° S 0.25 REF 0.010 REF