ICS558-01 ICST | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
Features
- 16-pin TSSOP package
- Available in Pb (lead) free package
- Selectable PECL or CMOS inputs
- Operates up to 250 MHz
- Works as a voltage translator
- Four low skew (<250 ps) outputs
- Selectable internal divider
- Operating input voltages of 3.3 V or 5.0 V
- Operating output voltages of 2.5 V, 3.3 V or 5.0 V
- Ideal for IA64 designs Block Diagram OE1 CLK1 CLK2 CLK3 CLK4 PECLIN Output Divide PECLIN S0, S1 GND VDDP OE0 GND VDDC CMOSIN SELPECL
PECL/CMOS TO CMOS CLOCK DIVIDER MDS 558-01 C Revision 122105 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS558-01 Pin Assignment Input Clock Selection Tri-State Table Output Divide Selection Pin Descriptions VDDP VDDC PECLIN PECLIN CLK1 CLK2 CLK3 GND CLK4 OE1 CMOSIN GND OE0 SELPECL 16-pin 173 Mil (0.65mm) TSSOP SELPECL Input CMOSIN PECLIN OE1 OE0 CLK 1 CLK 2, 3, 4 Tri-state Tri-state Clock ON Tri-state Tri-state Clock ON Clock ON Clock ON Output Divide Pin Number Pin Name Pin Type Pin Description Input Select 0 for output divider. See table above. Internal pull-up to VDDP. Input Select 1 for output divider. See table above. Internal pull-up to VDDP. VDDP Power Connect to +3.3 V or +5 V. Decouple to pin 6. PECLIN Clock Input PECL input. Connect to ground if not used. PECLIN Clock Input Complimentary PECL input. Connect to ground if not used. GND Power Connect to ground. CMOSIN Clock Input CMOS input. Connect to ground if not used. OE0 Input Output Enable 0. See table above. Internal pull-up to VDDP. OE1 Input Output Enable 1. See table above. Internal pull-up to VDDP. GND Power Connect to ground. CLK4 Output Low skew clock output. CLK3 Output Low skew clock output. CLK2 Output Low skew clock output. CLK1 Output Low skew clock output. VDDC Power Connect to +2.5 V, +3.3 V, or +5 V. Decouple to pin 10. SELPECL Input Selects PECL or CMOS input. See table above. Internal pull-up to VDDP.
PECL/CMOS TO CMOS CLOCK DIVIDER MDS 558-01 C Revision 122105 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS558-01 External Components The ICS558-01 requires two 0.01 µF capacitors between VDDP and GND, and VDDC and GND—one on each side of the chip. These must be close to the chip to minimize lead inductance. Series termination resistors of 33Ω can be used on the outputs (these also must be close to the chip). Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS558-01. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. VDDP = VDDC = 3.3V (unless stated otherwise), Ambient temperature 0 to +70 °C Item Rating Supply Voltage; VDDP, VDDC (referenced to ground) 7.0 V Inputs and Clock Outputs (referenced to ground) -0.5 V to VDD+0.5 V Ambient Operating Temperature 0 to +70 °C Storage Temperature -65 to +150 °C Soldering Temperature (maximum of 10 seconds) 260 °C Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage, VDDP VDDP ≥ VDDC 3.0 5.5 V Operating Voltage, VDDC VDDP ≥ VDDC 2.375 VDDP V Input High Voltage, CMOSIN VIH (VDDP/2)+1 V Input Low Voltage, CMOSIN VIL (VDDP/2)-1 V Input High Voltage VIH non-clock pins VDDP-0.5 VDDP V Input Low Voltage VIL non-clock pins 0.5 V Common Mode Range, PECLIN VDDP=5 V VDDP-3.7 VDDP-0.6 V Common Mode Range, PECLIN VDDP=3.3 V VDDP-2.0 VDDP-0.6 V Peak-to-Peak Input Voltage, PECLIN 0.3 1.0 V Output High Voltage VOH VDDC = 5 V, IOH = -24 mA VDDC-0.4 V Output Low Voltage VOL VDDC = 5 V, IOL = 24 mA 0.4 V Output High Voltage VOH VDDC = 3.3 V, IOH = -18 mA VDDC-0.4 V
PECL/CMOS TO CMOS CLOCK DIVIDER MDS 558-01 C Revision 122105 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS558-01 VDDP = VDDC = 3.3 V (unless stated otherwise), Ambient Temperature 0 to +70 °C Thermal Characteristics (16-pin TSSOP) Output Low Voltage VOL VDDC = 3.3 V, IOL = 18 mA 0.4 V Output High Voltage VOH VDDC = 2.5 V, IOH = -8 mA VDDC-0.4 V Output Low Voltage VOL VDDC = 2.5 V IOL = 8 mA 0.4 V Operating Supply Current IDDP No load, 100 MHz input mA Operating Supply Current IDDC No load, 100 MHz input mA Short Circuit Current +70 mA On-chip pull-up resistor RPU 250 kΩ Input Capacitance CIN pF Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency 250 MHz Output Rise Time tOR 800 ns Output Fall Time tOF 750 ns Skew, between any output clocks (Assumes identically loaded outputs with identical rise times, measured at VDDC/2) 250 ps Propagation Delay 5.0 ns 6.0 ns ns 7.0 ns Output Clock Duty Cycle for /2 and /4 Output Clock Duty Cycle for /1 and /3 Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to Ambient θJA Still air °C/W θJA 1 m/s air flow °C/W θJA 3 m/s air flow °C/W Thermal Resistance Junction to Case θJC °C/W Parameter Symbol Conditions Min. Typ. Max. Units
PECL/CMOS TO CMOS CLOCK DIVIDER MDS 558-01 C Revision 122105 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS558-01 Package Outline and Package Dimensions (16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95, MO-153
Ordering Information
Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. Part / Order Number Marking Shipping Packaging Package Temperature ICS558G-01 ICS558G-01 Tubes 16-pin TSSOP 0 to +70°C ICS558G-01T ICS558G-01 Tape and Reel 16-pin TSSOP 0 to +70°C ICS558G-01LF 558G-01LF Tubes 16-pin TSSOP 0 to +70°C ICS558G-01LFT 558G-01LF Tape and Reel 16-pin TSSOP 0 to +70°C INDEX AREA 1 2 D E SEATING PLANE A e - C - b aaa C c L Millimeters Inches Symbol Min Max Min Max A 1.20 0.047 0.05 0.15 0.002 0.006 0.80 1.05 0.032 0.041 b 0.19 0.30 0.007 0.012 C 0.09 0.20 0.0035 0.008 D 4.90 5.1 0.193 0.201 E
6.40 BASIC
0.252 BASIC
4.30 4.50 0.169 0.177 e
0.65 Basic
0.0256 Basic
L 0.45 0.75 0.018 0.030 α aaa 0.10 0.004