PE4263 PEREGRINE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
Features
- Three pin CMOS logic control with integral decoder/driver
- Low TX insertion loss: 0.55 dB at 900 MHz, 0.65 dB at 1900 MHz
- TX – RX Isolation of 48 dB at 900 MHz, 40 dB at 1900 MHz
- Low harmonics: 2fo = -85 dBc and 3fo = -72 dBc
- 1500 V HBM ESD tolerance all ports
- 41 dBm P1dB
- No blocking capacitors required
©2005 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0175-02 │ UltraCMOS™ RFIC Solutions NDA required for full version: contact sales@psemi.com Table 1. Electrical Specifications @ +25 °C, VDD = 2.6 V (ZS = ZL = 50 Ω) Figure 3. Pin Configuration (Top View) Table 2. Pin Descriptions
Description
RF Common – Antenna TX1 RF I/O - TX1 GND Ground (Requires two bond wires) TX2 RF I/O – TX2 GND Ground GND Ground VDD Supply Switch control input, CMOS logic level GND Ground Switch control input, CMOS logic level Switch control input, CMOS logic level 121 GND Ground 131 GND Ground 142 RX4 RF I/O – RX4 151 GND Ground 162 RX3 RF I/O – RX3 171 GND Ground 182 RX2 RF I/O – RX2 191 GND Ground 202 RX1 RF I/O – RX1 Notes: 1. Bond wires should be physically short and connected to ground plane for best performance. 2. Blocking capacitors needed only when non-zero DC voltage present.
Document No. 70-0175-02 │www.psemi.com ©2005 Peregrine Semiconductor Corp. All rights reserved. NDA required for full version: contact sales@psemi.com Symbol Parameter/Conditions Min Max Units VDD Power supply voltage -0.3 4.0 V VI Voltage on any input -0.3 VDD+ 0.3 V TST Storage temperature range -65 +150 TOP Operating temperature range -40 +85 PIN TX input power (50 Ω)1 +38 dBm RX input power (50 Ω)1 +23 VESD ESD Voltage (HBM, MIL_STD 883 Method 3015.7) 1500 V ESD Voltage (MM, JEDEC, JESD22-A114-B) 100 V ESD Voltage (CDM, JEDEC, JESD22-C101-A) 2000 V ESD Voltage at ANT Port (IEC 61000-4-2) 1700 V Table 3. Absolute Maximum Ratings exceeding the specified rating. devices are immune to latch-up. Table 4. DC Electrical Specifications Table 5. Truth Table C9797_3 PE4263-DIE-D Film Frame Wafer (Gross Die / Wafer Quantity) 4263-98 C9797_3 PE4263-DIE-400G Waffle Pack
400 Dice / Waffle Pack
C9797_3 PE4263-DIE-1H Evaluation Kit 1/ box Table 6. Ordering Information may cause permanent device damage. limits in the DC Electrical Specifications table. extended periods may affect device reliability.
©2005 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0175-02 │ UltraCMOS™ RFIC Solutions NDA required for full version: contact sales@psemi.com Sales Offices The Americas Peregrine Semiconductor Corp.
9450 Carroll Park Drive
San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499 North Asia Pacific Peregrine Semiconductor K.K. 5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213 Europe Peregrine Semiconductor Europe Commercial Products: Bâtiment Maine 13-15 rue des Quatre Vents F- 92380 Garches, France Space and Defense Products:
180 Rue Jean de Guiramand
13852 Aix-En-Provence cedex 3, France
Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227 For a list of representatives in your area, please refer to our Web site at: www.psemi.com Data Sheet Identification Advance Information The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice). The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS is a trademark of Peregrine Semiconductor Corp. South Asia Pacific Peregrine Semiconductor 28G, Times Square, No. 500 Zhangyang Road, Shanghai, 200122, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652